



# **A10 User Manual**

**V1.50**

**2013/8/20**



## Revision History

| Version | Date       | Section/ Page | Changes compared to previous issue  |
|---------|------------|---------------|---|
| V1.00   | 2011-8-22  |               | Initial version   |
| V1.01   | 2011-11-17 |               | Format changes  |
| V1.10   | 2012-3-29  | Audio Codec   | Revise some description   |
| V1.20   | 2012-4-9   | USB           | Revise some description   |
| V1.30   | 2013-1-29  | CCU           | Modify the PLL2-audio register description. Reference can be made to the A10 user manual errata notice. |
| V1.40   | 2013-5-30  |               | Add audio codec ADC FIFO control register description   |
| V1.50   | 2013-8-20  |               | Correct value of Port Controller  |



## Technical Items

| NO. | Abbreviation   | Full Name                                   | Description  |
|-----|----------------|---|--|
| 1   | ARM Cortex™-A8 | ARM Cortex™-A8                              | A processor core designed by ARM Holdings implementing the ARM v7 instruction set architecture   |
| 2   | Mali-400       | Mali-400                                    | A 2D/3D graphic processor unit designed by ARM Holdings  |
| 3   | SDRAM          | Synchronous Dynamic Random Access Memory    | Dynamic random access memory (DRAM) that is synchronized with the system bus   |
| 4   | PWM            | Pulse Width Modulator                       | A commonly used technique for controlling power to inertial electrical devices, made practical by modern electronic power switches   |
| 5   | SPI            | Serial Peripheral Interface                 | A synchronous serial data link standard named by Motorola that operates in full duplex mode. Devices communicate in master/slave mode where the master device initiates the data frame |
| 6   | UART           | Universal Asynchronous Receiver/Transmitter | Used for serial communication with a peripheral, modem (data carrier equipment, DCE) or data set   |
| 7   | DMA            | Dynamic-Memory-Allocation                   | The allocation of memory storage for use in a computer program during the run-time of that program   |
| 8   | I2S            | IIS   | An electrical serial bus interface standard used for connecting digital audio devices together   |
| 9   | PCM            | Pulse Code Modulation                       | Method used to digitally represent sampled analog signals  |
| 10  | AC97           | Audio Codec 97                              | Intel Corporation's Audio Codec standard developed by the Intel Architecture Labs in 1997, and used mainly in motherboards, modems, and sound cards.                                   |
| 11  | Audio Codec    | Audio Codec                                 | A computer program implementing an algorithm that compresses and decompresses digital audio data according to a given audio file format or streaming media audio format.               |
| 12  | SD             | Security Digital3.0                         | A non-volatile memory card format developed by the SD Card Association for use in portable devices.  |
| 13  | USB DRD        | USB Dual-role Device                        | Dual-role controller, which supports both Host   |



|    |       |  |  |
|----|-------|--|--|
|    |       |  | and device functions and is full compliant with the On-The-Go Supplement to the USB 2.0 Specification, Revision 1.0a                                       |
| 14 | EHCI  | Enhanced Host Controller Interface         | A high-speed controller standard that is publicly specified  |
| 15 | LRADC | Low Resolution Analog to Digital Converter | A module which can transfer analog signal to digital signal  |
| 16 | TP    | Touch Panel Controller                     | A Human-Machine Interactive Interface  |
| 17 | TS    | Transport Stream                           | A data stream defined by ISO13818-1, which consists of one or more programs with video and audio data.   |
| 18 | CAN   | Controller-area network                    | A vehicle bus standard designed to allow microcontrollers and devices to communicate with each other within a vehicle without a host computer              |
| 19 | PATA  | Parallel Advanced Technology Attachment    | An old computer bus interface for connecting hard disk drivers, optical drivers, and compact flash card  |
| 20 | SATA  | Serial Advanced Technology Attachment      | A computer bus interface for connecting host bus adapters to mass storage devices such as hard disk drives and optical drives.                             |
| 21 | CSI   | Camera Sensor Interface                    | The hardware block that interfaces with different image sensor interfaces and provides a standard output that can be used for subsequent image processing. |
| 22 | HDMI  | High-Definition Multimedia Interface       | A compact audio/video interface for transmitting uncompressed digital data   |



## Table of Contents

|  |           |
|--|-----------|
| <b>Revision History</b> .....                | <b>1</b>  |
| <b>Technical Items</b> .....                 | <b>2</b>  |
| <b>1. Introduction</b> .....                 | <b>24</b> |
| 1.1. Feature.....                            | 24        |
| 1.1.1. CPU.....                              | 24        |
| 1.1.2. GPU.....                              | 25        |
| 1.1.3. VPU.....                              | 25        |
| 1.1.4. Display Processing Ability .....      | 25        |
| 1.1.5. Display Output Ability .....          | 25        |
| 1.1.6. Image Input Ability .....             | 26        |
| 1.1.7. Memory.....                           | 26        |
| 1.1.8. Peripheral .....                      | 26        |
| 1.1.9. System.....                           | 27        |
| 1.1.10. Security .....                       | 27        |
| 1.1.11. Package .....                        | 27        |
| <b>2. Pin Description</b> .....              | <b>27</b> |
| 2.1. Pin Placement Table.....                | 27        |
| 2.2. Pin Detail Description .....            | 27        |
| <b>3. Architecture</b> .....                 | <b>28</b> |
| 3.1. General Block Diagram.....              | 28        |
| 3.2. Memory Mapping .....                    | 29        |
| <b>4. Boot Mode</b> .....                    | <b>32</b> |
| 4.1. Overview .....                          | 32        |
| 4.2. Boot Diagram.....                       | 33        |
| <b>5. System Mode</b> .....                  | <b>34</b> |
| 5.1. Overview .....                          | 34        |
| <b>6. Clock Control Module</b> .....         | <b>35</b> |
| 6.1. Overview .....                          | 35        |
| 6.2. Clock Tree Diagram.....                 | 35        |
| 6.3. CCM Register List .....                 | 35        |
| 6.4. CCM Register Description.....           | 37        |
| 6.4.1. PLL1-Core(Default: 0x21005000).....   | 37        |
| 6.4.2. PLL2-Audio (Default: 0x08100010)..... | 38        |



|         |  |    |
|---------|--|----|
| 6.4.3.  | PLL2-Tuning (Default: 0x00000000) .....                | 39 |
| 6.4.4.  | PLL3-Video 0(Default: 0x0010D063) .....                | 40 |
| 6.4.5.  | PLL4-VE(Default: 0x21081000) .....                     | 40 |
| 6.4.6.  | PLL5-DDR(Default: 0x11049280) .....                    | 41 |
| 6.4.7.  | PLL6-NC(Default: 0x21009911) .....                     | 42 |
| 6.4.8.  | PLL6-Tuning .....                                      | 43 |
| 6.4.9.  | PLL7-Video 1(Default: 0x0010D063) .....                | 43 |
| 6.4.10. | PLL1-Tuning2 (Default: 0x00000000) .....               | 44 |
| 6.4.11. | PLL5-Tuning2(Default: 0x00000000) .....                | 44 |
| 6.4.12. | OSC24M (Default: 0x00138013).....                      | 45 |
| 6.4.13. | CPU/AHB/APB0 Clock Ratio(Default: 0x00010010).....     | 46 |
| 6.4.14. | APB1 Clock Divide Ratio(Default: 0x00000000) .....     | 47 |
| 6.4.15. | AXI Module Clock Gating(Default: 0x00000000) .....     | 47 |
| 6.4.16. | AHB Module Clock Gating Reg0(Default: 0x00000000)..... | 47 |
| 6.4.17. | AHB Module Clock Gating Reg1(Default: 0x00000000)..... | 48 |
| 6.4.18. | APB0 Module Clock Gating(Default: 0x00000000).....     | 49 |
| 6.4.19. | APB1 Module Clock Gating(Default: 0x00000000).....     | 50 |
| 6.4.20. | NAND Clock(Default: 0x00000000) .....                  | 51 |
| 6.4.21. | SD/MMC 0 Clock(Default: 0x00000000).....               | 51 |
| 6.4.22. | SD/MMC 1 Clock(Default: 0x00000000).....               | 52 |
| 6.4.23. | SD/MMC 2 Clock(Default: 0x00000000).....               | 53 |
| 6.4.24. | SD/MMC 3 Clock(Default: 0x00000000).....               | 53 |
| 6.4.25. | TS Clock(Default: 0x00000000).....                     | 54 |
| 6.4.26. | SS Clock(Default: 0x00000000) .....                    | 55 |
| 6.4.27. | SPI0 Clock(Default: 0x00000000).....                   | 55 |
| 6.4.28. | SPI1 Clock(Default: 0x00000000).....                   | 56 |
| 6.4.29. | SPI2 Clock(Default: 0x00000000).....                   | 57 |
| 6.4.30. | IR 0 Clock(Default: 0x00000000).....                   | 57 |
| 6.4.31. | IR1 Clock(Default: 0x00000000).....                    | 58 |
| 6.4.32. | IIS Clock(Default: 0x00000000).....                    | 59 |
| 6.4.33. | AC97 Clock(Default: 0x00030000).....                   | 59 |
| 6.4.34. | Keypad Clock(Default: 0x0000001F) .....                | 60 |
| 6.4.35. | NC Clock(Default: 0x00000000) .....                    | 60 |
| 6.4.36. | USB Clock(Default: 0x00000000).....                    | 61 |
| 6.4.37. | SPI3 Clock(Default: 0x00000000).....                   | 62 |
| 6.4.38. | DRAM CLK(Default: 0x00000000) .....                    | 62 |
| 6.4.39. | DE-BE 0 Clock(Default: 0x00000000).....                | 63 |
| 6.4.40. | DE-BE 1 Clock(Default: 0x00000000).....                | 64 |
| 6.4.41. | DE-FE 0 Clock(Default: 0x00000000) .....               | 64 |
| 6.4.42. | DE-FE 1 Clock(Default: 0x00000000) .....               | 65 |
| 6.4.43. | DE-MP Clock(Default: 0x00000000) .....                 | 66 |
| 6.4.44. | LCD 0 CH0 Clock(Default: 0x00000000) .....             | 66 |
| 6.4.45. | LCD 1 CH0 Clock(Default: 0x00000000) .....             | 67 |
| 6.4.46. | CSI-ISP(Default: 0x00000000).....                      | 68 |



---

|            |   |           |
|------------|---|-----------|
| 6.4.47.    | TVD Clock(Default: 0x00000000) .....                    | 68        |
| 6.4.48.    | LCD 0 CH1 Clock(Default: 0x00000000) .....              | 69        |
| 6.4.49.    | LCD 1 CH1 Clock(Default: 0x00000000) .....              | 70        |
| 6.4.50.    | CSI 0 Clock(Default: 0x00000000) .....                  | 70        |
| 6.4.51.    | CSI 1 Clock(Default: 0x00000000) .....                  | 71        |
| 6.4.52.    | VE Clock(Default: 0x00000000) .....                     | 72        |
| 6.4.53.    | Audio Codec Clock(Default: 0x00000000) .....            | 72        |
| 6.4.54.    | AVS Clock(Default: 0x00000000) .....                    | 73        |
| 6.4.55.    | ACE Clock(Default: 0x00000000).....                     | 73        |
| 6.4.56.    | LVDS Clock(Default: 0x00000000) .....                   | 74        |
| 6.4.57.    | HDMI Clock(Default: 0x00000000).....                    | 74        |
| 6.4.58.    | Mali400 Clock(Default: 0x00000000).....                 | 75        |
| <b>7.</b>  | <b>System Control .....</b>                             | <b>75</b> |
| 7.1.       | Overview .....  | 75        |
| 7.2.       | System Control Register List .....                      | 76        |
| 7.3.       | System Control Register.....                            | 76        |
| 7.3.1.     | SRAM Control Register 0(Default: 0x7FFFFFFF).....       | 76        |
| 7.3.2.     | SRAM Control Register 1(Default: 0x00001300) .....      | 76        |
| <b>8.</b>  | <b>TrustZone Protection Controller Unit.....</b>        | <b>78</b> |
| 8.1.       | Overview .....  | 78        |
| 8.2.       | TZPC Configuration .....                                | 78        |
| 8.3.       | TZPC Register List .....                                | 78        |
| 8.4.       | TZPC Register.....                                      | 79        |
| 8.4.1.     | TZPC R0SIZE Register(Default : 0x00000010) .....        | 79        |
| 8.4.2.     | TZPC DECPOR0 Status Register(Default : 0x00000000)..... | 79        |
| 8.4.3.     | TZPC DECPOR0 Set Register(Default : 0x00000000) .....   | 79        |
| 8.4.4.     | TZPC DECPOR0Clear Register(Default : 0x00000000).....   | 80        |
| 8.4.5.     | CPU Control Register(Default :0x00000002).....          | 80        |
| <b>9.</b>  | <b>Pulse Width Modulator.....</b>                       | <b>81</b> |
| 9.1.       | Overview .....  | 81        |
| 9.2.       | PWM Register List .....                                 | 81        |
| 9.3.       | PWM Register Description .....                          | 81        |
| 9.3.1.     | PWM Control Register (Default: 0x00000000) .....        | 81        |
| 9.3.2.     | PWM Channel 0 Period Register .....                     | 83        |
| 9.3.3.     | PWM Channel 1 Period Register .....                     | 84        |
| <b>10.</b> | <b>Timer Controller.....</b>                            | <b>85</b> |
| 10.1.      | Overview .....  | 85        |



|          |  |     |
|----------|--|-----|
| 10.2.    | Timer Register List .....                                  | 85  |
| 10.3.    | Timer Programmable Register .....                          | 86  |
| 10.3.1.  | Timer IRQ Enable Register(Default: 0x00000000) .....       | 86  |
| 10.3.2.  | Timer IRQ Status Register(Default: 0x00000000).....        | 87  |
| 10.3.3.  | Timer 0 Control Register(Default: 0x00000004) .....        | 88  |
| 10.3.4.  | Timer 0 Interval Value Register .....                      | 89  |
| 10.3.5.  | Timer 0 Current Value Register(Default: 0x00000000) .....  | 89  |
| 10.3.6.  | Timer 1 Control Register(Default: 0x00000004) .....        | 90  |
| 10.3.7.  | Timer 1 Interval Value Register .....                      | 91  |
| 10.3.8.  | Timer 1 Current Value Register(Default: 0x00000000) .....  | 91  |
| 10.3.9.  | Timer 2 Control Register(Default: 0x00000004) .....        | 91  |
| 10.3.10. | Timer 2 Interval Value Register .....                      | 92  |
| 10.3.11. | Timer 2 Current Value Register(Default: 0x00000000) .....  | 93  |
| 10.3.12. | Timer 3 Control Register(Default: 0x00000000) .....        | 93  |
| 10.3.13. | Timer 3 Interval Value.....                                | 93  |
| 10.3.14. | Timer 4 Control Register(Default: 0x00000004) .....        | 94  |
| 10.3.15. | Timer 4 Interval Value Register .....                      | 95  |
| 10.3.16. | Timer 4 Current Value Register.....                        | 95  |
| 10.3.17. | Timer 5 Control Register(Default: 0x00000004) .....        | 95  |
| 10.3.18. | Timer 5 Interval Value Register .....                      | 96  |
| 10.3.19. | Timer 5 Current Value Register.....                        | 97  |
| 10.3.20. | AVS Counter Control Register(Default: 0x00000000) .....    | 97  |
| 10.3.21. | AVS Counter 0 Register(Default: 0x00000000).....           | 98  |
| 10.3.22. | AVS Counter 1 Register(Default: 0x00000000).....           | 98  |
| 10.3.23. | AVS Counter Divisor Register(Default: 0x05DB05DB).....     | 98  |
| 10.3.24. | Watch Dog Control Register .....                           | 99  |
| 10.3.25. | Watch-Dog Mode Register(Default: 0x00000000) .....         | 99  |
| 10.3.26. | 64-bit Counter Low Register(Default: 0x00000000) .....     | 100 |
| 10.3.27. | 64-bit Counter High Register(Default: 0x00000000).....     | 100 |
| 10.3.28. | 64-bit Counter Control Register(Default: 0x00000000) ..... | 101 |
| 10.3.29. | LOSC Control(Default: 0x00004000).....                     | 101 |
| 10.3.30. | RTC YY-MM-DD(Default: 0x00000000).....                     | 102 |
| 10.3.31. | RTC HH-MM-SS .....   | 103 |
| 10.3.32. | Alarm Counter DD-HH-MM-SS.....                             | 103 |
| 10.3.33. | Alarm Week HH-MM-SS.....                                   | 104 |
| 10.3.34. | Alarm Enable .....   | 104 |
| 10.3.35. | Alarm IRQ Enable.....                                      | 106 |
| 10.3.36. | Alarm IRQ Status Register.....                             | 106 |
| 10.3.37. | Timer General Purpose Register 0 .....                     | 106 |
| 10.3.38. | Timer General Purpose Register 1 .....                     | 107 |
| 10.3.39. | Timer General Purpose Register 2 .....                     | 107 |
| 10.3.40. | Timer General Purpose Register 3 .....                     | 107 |
| 10.3.41. | CPU Config Register(Default: 0x000000C0) .....             | 107 |





|  |            |
|--|------------|
| <b>11. Interrupt Controller</b> .....                              | <b>109</b> |
| 11.1. Overview .....   | 109        |
| 11.2. Interrupt Source .....                                       | 109        |
| 11.3. Interrupt Register List .....                                | 111        |
| 11.4. Interrupt Programmable Register .....                        | 112        |
| 11.4.1. Interrupt Vector Register(Default: 0x00000000).....        | 112        |
| 11.4.2. Interrupt Base Address Register(Default: 0x00000000) ..... | 113        |
| 11.4.3. Interrupt Protection Register(Default: 0x00000000).....    | 113        |
| 11.4.4. NMI Interrupt Control Register(Default: 0x00000000) .....  | 113        |
| 11.4.5. Interrupt IRQ Pending Register 0(Default: 0x00000000)..... | 114        |
| 11.4.6. Interrupt IRQ Pending Register 1(Default: 0x00000000)..... | 114        |
| 11.4.7. Interrupt IRQ Pending Register 2(Default: 0x00000000)..... | 114        |
| 11.4.8. Interrupt FIQ Pending/Clear Register 0 (Default: 0x0)..... | 114        |
| 11.4.9. Interrupt FIQ Pending/Clear Register 1(Default: 0x0).....  | 115        |
| 11.4.10. Interrupt FIQ Pending/Clear Register 2(Default: 0x0)..... | 115        |
| 11.4.11. Interrupt Select Register 0(Default: 0x00000000) .....    | 115        |
| 11.4.12. Interrupt Select Register 1(Default: 0x00000000) .....    | 115        |
| 11.4.13. Interrupt Select Register 2(Default: 0x00000000) .....    | 116        |
| 11.4.14. Interrupt Enable Register 0(Default: 0x00000000).....     | 116        |
| 11.4.15. Interrupt Enable Register 1(Default: 0x00000000).....     | 116        |
| 11.4.16. Interrupt Enable Register 2(Default: 0x00000000).....     | 116        |
| 11.4.17. Interrupt Mask Register 0(Default: 0x00000000) .....      | 117        |
| 11.4.18. Interrupt Mask Register 1(Default: 0x00000000).....       | 117        |
| 11.4.19. Interrupt Mask Register 2(Default: 0x00000000) .....      | 117        |
| 11.4.20. Interrupt Response Register 0(Default: 0x00000000).....   | 117        |
| 11.4.21. Interrupt Response Register 1(Default: 0x00000000).....   | 118        |
| 11.4.22. Interrupt Response Register 2(Default: 0x00000000).....   | 118        |
| 11.4.23. Interrupt Fast Forcing Register 0(Default: 0x0).....      | 118        |
| 11.4.24. Interrupt Fast Forcing Register 1(Default: 0x0).....      | 118        |
| 11.4.25. Interrupt Fast Forcing Register 2(Default: 0x0).....      | 119        |
| 11.4.26. Interrupt Source Priority 0 Register(Default: 0x0).....   | 119        |
| 11.4.27. Interrupt Source Priority 1 Register (Default: 0x0).....  | 121        |
| 11.4.28. Interrupt Source Priority 2 Register(Default: 0x0).....   | 124        |
| 11.4.29. Interrupt Source Priority 3 Register(Default: 0x0).....   | 127        |
| 11.4.30. Interrupt Source Priority 4 Register(Default: 0x0).....   | 130        |
| <b>12. DMA Controller</b> .....                                    | <b>133</b> |
| 12.1. Overview .....   | 133        |
| 12.2. DMA Register List.....                                       | 133        |
| 12.3. DMA Programmable Register .....                              | 134        |
| 12.3.1. DMA IRQ Enable Register(Default: 0x00000000).....          | 134        |
| 12.3.2. DMA IRQ Pending Status Register(Default: 0x00000000) ..... | 136        |



- 12.3.3. NDMA Auto Gating Register(Default: 0x00000000) ..... 139
- 12.3.4. Normal DMA Configuration Register(Default: 0x00000000) ..... 140
- 12.3.5. Normal DMA Source Address Register (Default: ..... 143
- 12.3.6. Normal DMA Destination Address Register (Default:..... 143
- 12.3.7. Normal DMA Byte Counter Register (Default: ..... 143
- 12.3.8. Dedicated DMA Configuration Register (Default: ..... 144
- 12.3.9. Dedicated DMA Source Start Address Register(N=0:7) ..... 147
- 12.3.10. Dedicated DMA Destination Start Address Register..... 147
- 12.3.11. Dedicated DMA Byte Counter Register..... 148
- 12.3.12. Dedicated DMA Parameter Register ..... 148
- 13. SDRAM Controller .....149**
- 13.1. Overview .....149
- 14. NAND Flash Controller .....150**
- 14.1. Overview .....150
- 15. SD/MMC Controller .....151**
- 15.1. Overview .....151
- 15.2. SD/MMC Timing Diagram .....151
- 16. Two Wire Interface.....152**
- 16.1. Overview .....152
- 16.2. TWI Controller Timing Diagram.....152
- 16.3. TWI Controller Register List .....153
- 16.4. TWI Controller Register Description .....153
- 16.4.1. TWI Slave Address Register ..... 153
- 16.4.2. TWI Extend Address Register..... 154
- 16.4.3. TWI Data Register ..... 154
- 16.4.4. TWI Control Register..... 154
- 16.4.5. TWI Status Register ..... 157
- 16.4.6. TWI Clock Register ..... 158
- 16.4.7. TWI Soft Reset Register ..... 158
- 16.4.8. TWI Enhance Feature Register ..... 159
- 16.4.9. TWI Line Control Register ..... 159
- 16.4.10. TWI DVFS Control Register ..... 160
- 16.5. TWI Controller Special Requirement.....160
- 16.5.1. TWI Pin List.....160
- 16.5.2. TWI Controller Operation.....161
- 17. SPI Interface .....162**
- 17.1. Overview .....162



---

|            |   |            |
|------------|---|------------|
| 17.2.      | SPI Timing Diagram .....                    | 162        |
| 17.3.      | SPI Register List.....                      | 163        |
| 17.4.      | SPI Register Description .....              | 164        |
| 17.4.1.    | SPI RX Data Register.....                   | 164        |
| 17.4.2.    | SPI TX Data Register.....                   | 164        |
| 17.4.3.    | SPI Control Register .....                  | 164        |
| 17.4.4.    | SPI Interrupt Control Register.....         | 167        |
| 17.4.5.    | SPI Interrupt Status Register .....         | 169        |
| 17.4.6.    | SPI DMA Control Register .....              | 171        |
| 17.4.7.    | SPI Wait Clock Register.....                | 173        |
| 17.4.8.    | SPI Clock Control Register.....             | 173        |
| 17.4.9.    | SPI Burst Counter Register .....            | 174        |
| 17.4.10.   | SPI Transmit Counter Register.....          | 174        |
| 17.4.11.   | SPI FIFO Status Register .....              | 174        |
| 17.4.12.   | SPI Special Requirement.....                | 175        |
| 17.4.13.   | SPI Pin List .....                          | 175        |
| 17.4.14.   | SPI Module Clock Source and Frequency ..... | 175        |
| <b>18.</b> | <b>UART Interface.....</b>                  | <b>176</b> |
| 18.1.      | Overview .....                              | 176        |
| 18.2.      | UART Timing Diagram.....                    | 177        |
| 18.3.      | UART Register List .....                    | 177        |
| 18.4.      | UART Register Description .....             | 178        |
| 18.4.1.    | UART Receiver Buffer Register .....         | 178        |
| 18.4.2.    | UART Transmit Holding Register.....         | 178        |
| 18.4.3.    | UART Divisor Latch Low Register.....        | 179        |
| 18.4.4.    | UART Divisor Latch High Register.....       | 179        |
| 18.4.5.    | UART Interrupt Enable Register.....         | 180        |
| 18.4.6.    | UART Interrupt Identity Register.....       | 181        |
| 18.4.7.    | UART FIFO Control Register .....            | 183        |
| 18.4.8.    | UART Line Control Register .....            | 184        |
| 18.4.9.    | UART Modem Control Register .....           | 186        |
| 18.4.10.   | UART Line Status Register.....              | 187        |
| 18.4.11.   | UART Modem Status Register.....             | 190        |
| 18.4.12.   | UART Scratch Register.....                  | 192        |
| 18.4.13.   | UART Status Register .....                  | 193        |
| 18.4.14.   | UART Transmit FIFO Level Register .....     | 194        |
| 18.4.15.   | UART Receive FIFO Level Register .....      | 194        |
| 18.4.16.   | UART Halt TX Register.....                  | 194        |
| 18.5.      | UART Special Requirement.....               | 195        |
| 18.5.1.    | UART Pin List.....                          | 195        |



|  |            |
|--|------------|
| <b>19. IR Interface</b> .....                                | <b>197</b> |
| 19.1. Overview .....   | 197        |
| 19.2. IR Timing Diagram .....                                | 199        |
| 19.3. IR Register List .....                                 | 199        |
| 19.4. IR Register Description .....                          | 200        |
| 19.4.1. IR Control Register .....                            | 200        |
| 19.4.2. IR Transmitter Configure Register .....              | 201        |
| 19.4.3. IR Transmitter Address Register .....                | 202        |
| 19.4.4. IR Transmitter Counter Register .....                | 202        |
| 19.4.5. IR Receiver Configure Register .....                 | 203        |
| 19.4.6. IR Receiver Address Register .....                   | 203        |
| 19.4.7. IR Receiver Counter Register .....                   | 204        |
| 19.4.8. IR Transmitter FIFO Register .....                   | 204        |
| 19.4.9. IR Receiver FIFO Register .....                      | 204        |
| 19.4.10. IR Transmitter Interrupt Control Register .....     | 205        |
| 19.4.11. IR Transmitter Status Register .....                | 206        |
| 19.4.12. IR Receiver Interrupt Control Register .....        | 207        |
| 19.4.13. IR Receiver Status Register .....                   | 208        |
| 19.4.14. CIR Configure Register .....                        | 209        |
| <b>20. USB DRD Controller</b> .....                          | <b>213</b> |
| 20.1. Overview .....   | 213        |
| 20.2. USB DRD Timing Diagram .....                           | 213        |
| <b>21. USB Host Controller</b> .....                         | <b>214</b> |
| 21.1. Overview .....   | 214        |
| 21.2. USB Host Timing Diagram .....                          | 215        |
| <b>22. Digital Audio Interface</b> .....                     | <b>216</b> |
| 22.1. Overview .....   | 216        |
| 22.2. Digital Audio Interface Timing Diagram .....           | 217        |
| 22.3. Digital Audio Interface Register List .....            | 218        |
| 22.4. Digital Audio Interface Register Description .....     | 219        |
| 22.4.1. Digital Audio Control Register .....                 | 219        |
| 22.4.2. Digital Audio Format Register 0 .....                | 220        |
| 22.4.3. Digital Audio Format Register 1 .....                | 221        |
| 22.4.4. Digital Audio TX FIFO Register .....                 | 223        |
| 22.4.5. Digital Audio RX FIFO register .....                 | 223        |
| 22.4.6. Digital Audio FIFO Control Register .....            | 223        |
| 22.4.7. Digital Audio FIFO Status Register .....             | 224        |
| 22.4.8. Digital Audio DMA & Interrupt Control Register ..... | 225        |



- 22.4.9. Digital Audio Interrupt Status Register ..... 226
- 22.4.10. Digital Audio Clock Divide Register ..... 227
- 22.4.11. Digital Audio TX Counter register ..... 228
- 22.4.12. Digital Audio RX Counter register..... 228
- 22.4.13. Digital Audio TX Channel Select register ..... 228
- 22.4.14. Digital Audio TX Channel Mapping Register..... 229
- 22.4.15. Digital Audio RX Channel Select register ..... 231
- 22.4.16. Digital Audio RX Channel Mapping Register ..... 231
- 22.5. Digital Audio Interface Special Requirement .....232
  - 22.5.1. Digital Audio Interface Pin List ..... 232
  - 22.5.2. Digital Audio Interface MCLK and BCLK..... 233
  - 22.5.3. Digital Audio Interface Clock Source andFrequency..... 234
- 23. AC97 Interface .....235**
  - 23.1. Overview .....235
  - 23.2. AC97 Block diagram .....236
  - 23.3. AC97 Interface clock tree .....237
  - 23.4. AC Link frame Format .....237
  - 23.5. AC97 Interface Timing Diagram .....238
    - 23.5.1. Cold Reset timing diagram..... 238
    - 23.5.2. Warm Reset timing diagram..... 239
    - 23.5.3. Power Down timing diagram ..... 239
    - 23.5.4. AC-link Clock ..... 240
    - 23.5.5. Data transmission timing diagram..... 241
  - 23.6. AC97 Interface Register List .....243
  - 23.7. AC97 Interface Register Description .....243
    - 23.7.1. AC97 Control Register..... 243
    - 23.7.2. AC97 Format Register ..... 244
    - 23.7.3. AC97 Codec Command Register ..... 245
    - 23.7.4. AC97 Codec Status Register ..... 246
    - 23.7.5. AC97 TX FIFO Register ..... 246
    - 23.7.6. AC97 RX FIFO Register..... 246
    - 23.7.7. AC97 FIFO Control Register ..... 246
    - 23.7.8. AC97 FIFO Status Register..... 248
    - 23.7.9. AC97 Interrupt Control Register..... 248
    - 23.7.10. AC97 Interrupt status Register..... 249
    - 23.7.11. AC97 TX Counter register ..... 250
    - 23.7.12. AC97 RX Counter register..... 251
    - 23.7.13. AC97 Interface Pin list..... 251
  - 23.8. AC97 Clock Requirement.....251



|   |            |
|---|------------|
| <b>24. Audio Codec</b> .....                      | <b>252</b> |
| 24.1. Overview .....                              | 252        |
| 24.2. Audio Codec Register List.....              | 253        |
| 24.2.1. DAC Digital Part Control Register .....   | 253        |
| 24.2.2. DAC FIFO Control Register .....           | 254        |
| 24.2.3. DAC FIFO Status Register.....             | 256        |
| 24.2.4. DAC TX DATA register .....                | 257        |
| 24.2.5. DAC Analog Control Register .....         | 257        |
| 24.2.6. ADC FIFO Control Register .....           | 259        |
| 24.2.7. ADC FIFO Status Register.....             | 261        |
| 24.2.8. ADC RX DATA register.....                 | 261        |
| 24.2.9. ADC Analog Control Register .....         | 261        |
| 24.2.10. DAC TX Counter register .....            | 264        |
| 24.2.11. ADC RX Counter register.....             | 264        |
| <b>25. LRADC</b> .....                            | <b>265</b> |
| 25.1. Overview .....                              | 265        |
| 25.2. Principle of operation.....                 | 265        |
| 25.2.1. Block Diagram .....                       | 265        |
| 25.2.2. Key Function Introduction .....           | 265        |
| 25.3. LRADC Register List.....                    | 266        |
| 25.3.1. LRADC Control Register.....               | 266        |
| 25.3.2. LRADC Interrupt Control Register.....     | 267        |
| 25.3.3. LRADC Interrupt Status Register .....     | 268        |
| 25.3.4. LRADC Data 0 Register .....               | 270        |
| 25.3.5. LRADC Data 1 Register .....               | 271        |
| <b>26. TP Controller</b> .....                    | <b>272</b> |
| 26.1. Overview .....                              | 272        |
| 26.2. Typical Application Circuit.....            | 273        |
| 26.3. TP Register List .....                      | 273        |
| 26.3.1. TP Control Register 0.....                | 273        |
| 26.3.2. TP control Register 1.....                | 274        |
| 26.3.3. TP control Register 2.....                | 275        |
| 26.3.4. Median filter Control Register .....      | 276        |
| 26.3.5. TP Interrupt& FIFO Control Register ..... | 276        |
| 26.3.6. TP Interrupt& FIFO Status Register.....   | 277        |
| 26.3.7. Common Data Register .....                | 278        |
| 26.3.8. TP Data Register .....                    | 279        |
| <b>27. Keypad Interface</b> .....                 | <b>280</b> |
| 27.1. Overview .....                              | 280        |



---

|            |  |            |
|------------|--|------------|
| 27.2.      | Keypad Interface Register List.....        | 280        |
| 27.3.      | Keypad Interface Register Description..... | 280        |
| 27.3.1.    | Keypad Control Register.....               | 280        |
| 27.3.2.    | Keypad Timing Register .....               | 281        |
| 27.3.3.    | Keypad Interrupt Configure Register.....   | 281        |
| 27.3.4.    | Keypad Interrupt Status Register .....     | 282        |
| 27.3.5.    | Keypad Input Data Register 0 .....         | 282        |
| 27.3.6.    | Keypad Input Data Register 1 .....         | 282        |
| 27.4.      | Keypad Interface Pin List .....            | 282        |
| <b>28.</b> | <b>Security System.....</b>                | <b>284</b> |
| 28.1.      | Overview .....                             | 284        |
| <b>29.</b> | <b>Security ID.....</b>                    | <b>285</b> |
| 29.1.      | Overview .....                             | 285        |
| 29.2.      | Security ID Register List .....            | 285        |
| 29.3.      | SID Register Description.....              | 285        |
| 29.3.1.    | SID Root Key 0 Register.....               | 285        |
| 29.3.2.    | SID Root Key 1 Register.....               | 285        |
| 29.3.3.    | SID Root Key 2 Register.....               | 286        |
| 29.3.4.    | SID Root Key 3 Register.....               | 286        |
| <b>30.</b> | <b>Port Controller .....</b>               | <b>287</b> |
| 30.1.      | Overview .....                             | 287        |
| 30.2.      | Port Register List .....                   | 287        |
| 30.3.      | Port Register Description.....             | 288        |
| 30.3.1.    | PA Configure Register 0.....               | 288        |
| 30.3.2.    | PA Configure Register 1.....               | 289        |
| 30.3.3.    | PA Configure Register 2.....               | 291        |
| 30.3.4.    | PA Configure Register 3.....               | 291        |
| 30.3.5.    | PA Data Register .....                     | 291        |
| 30.3.6.    | PA Multi-Driving Register 0 .....          | 292        |
| 30.3.7.    | PA Multi-Driving Register 1 .....          | 292        |
| 30.3.8.    | PA Pull Register 0 .....                   | 292        |
| 30.3.9.    | PA Pull Register 1 .....                   | 292        |
| 30.3.10.   | PB Configure Register 0 .....              | 293        |
| 30.3.11.   | PB Configure Register 1 .....              | 294        |
| 30.3.12.   | PB Configure Register 2 .....              | 295        |
| 30.3.13.   | PB Configure Register 3 .....              | 296        |
| 30.3.14.   | PB Data Register.....                      | 297        |
| 30.3.15.   | PB Multi-Driving Register 0.....           | 297        |
| 30.3.16.   | PB Multi-Driving Register 1 .....          | 297        |



|  |     |
|--|-----|
| 30.3.17. PB Pull Register 0 .....          | 298 |
| 30.3.18. PB Pull Register 1 .....          | 298 |
| 30.3.19. PC Configure Register 0 .....     | 298 |
| 30.3.20. PC Configure Register 1 .....     | 299 |
| 30.3.21. PC Configure Register 2 .....     | 301 |
| 30.3.22. PC Configure Register 3 .....     | 302 |
| 30.3.23. PC Data Register .....            | 302 |
| 30.3.24. PC Multi-Driving Register 0 ..... | 303 |
| 30.3.25. PC Multi-Driving Register 1 ..... | 303 |
| 30.3.26. PC Pull Register 0 .....          | 303 |
| 30.3.27. PC Pull Register 1 .....          | 303 |
| 30.3.28. PD Configure Register 0 .....     | 304 |
| 30.3.29. PD Configure Register 1 .....     | 305 |
| 30.3.30. PD Configure Register 2 .....     | 306 |
| 30.3.31. PD Configure Register 3 .....     | 307 |
| 30.3.32. PD Data Register .....            | 308 |
| 30.3.33. PD Multi-Driving Register 0 ..... | 309 |
| 30.3.34. PD Multi-Driving Register 1 ..... | 309 |
| 30.3.35. PD Pull Register 0 .....          | 309 |
| 30.3.36. PD Pull Register 1 .....          | 309 |
| 30.3.37. PE Configure Register 0 .....     | 310 |
| 30.3.38. PE Configure Register 1 .....     | 311 |
| 30.3.39. PE Configure Register 2 .....     | 312 |
| 30.3.40. PE Configure Register 3 .....     | 312 |
| 30.3.41. PE Data Register .....            | 312 |
| 30.3.42. PE Multi-Driving Register 0 ..... | 312 |
| 30.3.43. PE Multi-Driving Register 1 ..... | 313 |
| 30.3.44. PE Pull Register 0 .....          | 313 |
| 30.3.45. PE Pull Register 1 .....          | 313 |
| 30.3.46. PF Configure Register 0 .....     | 313 |
| 30.3.47. PF Configure Register 1 .....     | 314 |
| 30.3.48. PF Configure Register 2 .....     | 314 |
| 30.3.49. PF Configure Register 3 .....     | 315 |
| 30.3.50. PF Data Register .....            | 315 |
| 30.3.51. PF Multi-Driving Register 0 ..... | 315 |
| 30.3.52. PF Multi-Driving Register 1 ..... | 315 |
| 30.3.53. PF Pull Register 0 .....          | 316 |
| 30.3.54. PF Pull Register 1 .....          | 316 |
| 30.3.55. PG Configure Register 0 .....     | 316 |
| 30.3.56. PG Configure Register 1 .....     | 317 |
| 30.3.57. PG Configure Register 2 .....     | 318 |
| 30.3.58. PG Configure Register 3 .....     | 318 |
| 30.3.59. PG Data Register .....            | 318 |
| 30.3.60. PG Multi-Driving Register 0 ..... | 319 |





|  |            |
|--|------------|
| 30.3.61. PG Multi-Driving Register 1.....        | 319        |
| 30.3.62. PG Pull Register 0.....                 | 319        |
| 30.3.63. PG Pull Register 1.....                 | 319        |
| 30.3.64. PH Configure Register 0.....            | 320        |
| 30.3.65. PH Configure Register 1.....            | 321        |
| 30.3.66. PH Configure Register 2.....            | 322        |
| 30.3.67. PH Configure Register 3.....            | 323        |
| 30.3.68. PH Data Register.....                   | 324        |
| 30.3.69. PH Multi-Driving Register 0.....        | 325        |
| 30.3.70. PH Multi-Driving Register 1.....        | 325        |
| 30.3.71. PH Pull Register 0.....                 | 325        |
| 30.3.72. PH Pull Register 1.....                 | 325        |
| 30.3.73. PI Configure Register 0.....            | 326        |
| 30.3.74. PI Configure Register 1.....            | 327        |
| 30.3.75. PI Configure Register 2.....            | 328        |
| 30.3.76. PI Configure Register 3.....            | 329        |
| 30.3.77. PI Data Register.....                   | 329        |
| 30.3.78. PI Multi-Driving Register 0.....        | 330        |
| 30.3.79. PI Multi-Driving Register 1.....        | 330        |
| 30.3.80. PI Pull Register 0.....                 | 330        |
| 30.3.81. PI Pull Register 1.....                 | 330        |
| 30.3.82. PIO Interrupt Configure Register 0..... | 331        |
| 30.3.83. PIO Interrupt Configure Register 1..... | 331        |
| 30.3.84. PIO Interrupt Configure Register 2..... | 331        |
| 30.3.85. PIO Interrupt Configure Register 3..... | 332        |
| 30.3.86. PIO Interrupt Control Register.....     | 332        |
| 30.3.87. PIO Interrupt Status Register.....      | 332        |
| 30.3.88. PIO Interrupt Debounce Register.....    | 333        |
| <b>31. CSI0 with ISP FE.....</b>                 | <b>334</b> |
| 31.1. Overview.....                              | 334        |
| 31.2. Feature.....                               | 334        |
| 31.2.1. CSI.....                                 | 334        |
| 31.2.2. ISP FE.....                              | 334        |
| 31.3. Block diagram.....                         | 335        |
| 31.3.1. CSI data ports.....                      | 335        |
| 31.4. Timing.....                                | 335        |
| 31.4.1. CSI timing.....                          | 335        |
| 31.4.2. 16bit YUV422 Timing.....                 | 336        |
| 31.4.3. CCIR656 2 channel Timing.....            | 336        |
| 31.4.4. CCIR656 4 channel Timing.....            | 337        |
| 31.4.5. CCIR656 Header Code.....                 | 337        |



|          |   |     |
|----------|---|-----|
| 31.5.    | CSI0 Register List.....                                     | 338 |
| 31.6.    | CSI0 Register Description .....                             | 343 |
| 31.6.1.  | CSI Enable Register .....                                   | 343 |
| 31.6.2.  | CSI configuration register .....                            | 343 |
| 31.6.3.  | CSI capture control register .....                          | 345 |
| 31.6.4.  | CSI horizontal scale register .....                         | 346 |
| 31.6.5.  | CSI Channel_0 FIFO 0 output buffer-A address register ..... | 346 |
| 31.6.6.  | CSI Channel_0 FIFO 0 output buffer-B address register ..... | 346 |
| 31.6.7.  | CSI Channel_0 FIFO 1 output buffer-A address register ..... | 346 |
| 31.6.8.  | CSI Channel_0 FIFO 1 output buffer-B address register ..... | 347 |
| 31.6.9.  | CSI Channel_0 FIFO 2 output buffer-A address register ..... | 347 |
| 31.6.10. | CSI Channel_0 FIFO 2 output buffer-B address register ..... | 347 |
| 31.6.11. | CSI Channel_0 output buffer control register .....          | 347 |
| 31.6.12. | CSI Channel_0 status register .....                         | 348 |
| 31.6.13. | CSI Channel_0 interrupt enable register .....               | 348 |
| 31.6.14. | CSI Channel_0 interrupt status register .....               | 349 |
| 31.6.15. | CSI Channel_0 horizontal size register .....                | 350 |
| 31.6.16. | CSI Channel_0 vertical size register .....                  | 350 |
| 31.6.17. | CSI Channel_0 buffer length register.....                   | 351 |
| 31.6.18. | CSI Channel_1 FIFO 0 output buffer-A address register ..... | 351 |
| 31.6.19. | CSI Channel_1 FIFO 0 output buffer-B address register ..... | 351 |
| 31.6.20. | CSI Channel_1 FIFO 1 output buffer-A address register ..... | 351 |
| 31.6.21. | CSI Channel_1 FIFO 1 output buffer-B address register ..... | 351 |
| 31.6.22. | CSI Channel_1 FIFO 2 output buffer-A address register ..... | 352 |
| 31.6.23. | CSI Channel_1 FIFO 2 output buffer-B address register ..... | 352 |
| 31.6.24. | CSI Channel_1 output buffer control register .....          | 352 |
| 31.6.25. | CSI Channel_1 status register .....                         | 353 |
| 31.6.26. | CSI Channel_1 interrupt enable register .....               | 353 |
| 31.6.27. | CSI Channel_1 interrupt status register .....               | 354 |
| 31.6.28. | CSI Channel_1 horizontal size register .....                | 355 |
| 31.6.29. | CSI Channel_1 vertical size register .....                  | 355 |
| 31.6.30. | CSI Channel_1 buffer length register.....                   | 355 |
| 31.6.31. | CSI Channel_2 FIFO 0 output buffer-A address register ..... | 356 |
| 31.6.32. | CSI Channel_2 FIFO 0 output buffer-B address register ..... | 356 |
| 31.6.33. | CSI Channel_2 FIFO 1 output buffer-A address register ..... | 356 |
| 31.6.34. | CSI Channel_2 FIFO 1 output buffer-B address register ..... | 356 |
| 31.6.35. | CSI Channel_2 FIFO 2 output buffer-A address register ..... | 356 |
| 31.6.36. | CSI Channel_2 FIFO 2 output buffer-B address register ..... | 357 |
| 31.6.37. | CSI Channel_2 output buffer control register .....          | 357 |
| 31.6.38. | CSI Channel_2 status register .....                         | 357 |
| 31.6.39. | CSI Channel_2 interrupt enable register .....               | 358 |
| 31.6.40. | CSI Channel_2 interrupt status register .....               | 359 |
| 31.6.41. | CSI Channel_2 horizontal size register.....                 | 360 |



|          |   |     |
|----------|---|-----|
| 31.6.42. | CSI Channel_2 vertical size register .....                  | 360 |
| 31.6.43. | CSI Channel_2 buffer length register.....                   | 360 |
| 31.6.44. | CSI Channel_3 FIFO 0 output buffer-A address register ..... | 360 |
| 31.6.45. | CSI Channel_3 FIFO 0 output buffer-B address register ..... | 361 |
| 31.6.46. | CSI Channel_3 FIFO 1 output buffer-A address register ..... | 361 |
| 31.6.47. | CSI Channel_3 FIFO 1 output buffer-B address register ..... | 361 |
| 31.6.48. | CSI Channel_3 FIFO 2 output buffer-A address register ..... | 361 |
| 31.6.49. | CSI Channel_3 FIFO 2 output buffer-B address register ..... | 361 |
| 31.6.50. | CSI Channel_3 output buffer control register .....          | 362 |
| 31.6.51. | CSI Channel_3 status register .....                         | 362 |
| 31.6.52. | CSI Channel_3 interrupt enable register .....               | 363 |
| 31.6.53. | CSI Channel_3 interrupt status register .....               | 364 |
| 31.6.54. | CSI Channel_3 horizontal size register .....                | 364 |
| 31.6.55. | CSI Channel_3 vertical size register .....                  | 365 |
| 31.6.56. | CSI Channel_3 buffer length register.....                   | 365 |
| 31.6.57. | ISP Enable register .....                                   | 365 |
| 31.6.58. | ISP Mode register.....                                      | 366 |
| 31.6.59. | ISP OBC Image Black size register.....                      | 367 |
| 31.6.60. | ISP OBC Image Valid size register .....                     | 367 |
| 31.6.61. | ISP OBC Image Start register.....                           | 367 |
| 31.6.62. | ISP OBC configuration register .....                        | 368 |
| 31.6.63. | ISP Horizontal OBC window start register .....              | 368 |
| 31.6.64. | ISP Vertical OBC window start register.....                 | 369 |
| 31.6.65. | ISP Vertical OBC parameter register.....                    | 369 |
| 31.6.66. | ISP OBC fixed value register .....                          | 369 |
| 31.6.67. | ISP OBC offset register.....                                | 369 |
| 31.6.68. | ISP OBC clamp value register.....                           | 370 |
| 31.6.69. | ISP LSC configuration register .....                        | 370 |
| 31.6.70. | ISP LSC gain factor address register.....                   | 371 |
| 31.6.71. | ISP LSC gain factor address length register.....            | 371 |
| 31.6.72. | ISP Offset register .....                                   | 371 |
| 31.6.73. | ISP Gain Factor register .....                              | 371 |
| 31.6.74. | ISP Dark Frame Enable register.....                         | 372 |
| 31.6.75. | ISP Dark Frame buffer address register .....                | 372 |
| 31.6.76. | ISP Dark Frame buffer address length register .....         | 372 |
| 31.6.77. | ISP luma DC subtraction value register .....                | 373 |
| 31.6.78. | ISP H3A Median filter threshold register.....               | 373 |
| 31.6.79. | ISP AF window number register .....                         | 373 |
| 31.6.80. | ISP AF window size register .....                           | 374 |
| 31.6.81. | ISP AF window start register.....                           | 374 |
| 31.6.82. | ISP AF configuration register.....                          | 374 |
| 31.6.83. | ISP AF filter parameter 0 register.....                     | 375 |
| 31.6.84. | ISP AF filter parameter 1 register.....                     | 375 |
| 31.6.85. | ISP AF filter parameter 2 register.....                     | 375 |



---

|            |   |            |
|------------|---|------------|
| 31.6.86.   | ISP AWBE window number register .....                     | 376        |
| 31.6.87.   | ISP AWBE window size register .....                       | 376        |
| 31.6.88.   | ISP AWBE window start register .....                      | 376        |
| 31.6.89.   | ISP AWBE configuration register .....                     | 377        |
| 31.6.90.   | ISP Histogram region 0 window size register .....         | 377        |
| 31.6.91.   | ISP Histogram region 0 window start register .....        | 377        |
| 31.6.92.   | ISP Histogram region 1 window size register .....         | 378        |
| 31.6.93.   | ISP Histogram region 1 window start register .....        | 378        |
| 31.6.94.   | ISP Histogram region 2 window size register .....         | 378        |
| 31.6.95.   | ISP Histogram region 2 window start register .....        | 379        |
| 31.6.96.   | ISP Histogram region 3 window size register .....         | 379        |
| 31.6.97.   | ISP Histogram region 3 window start register .....        | 379        |
| 31.6.98.   | ISP 3A Statistics output address register .....           | 380        |
| 31.6.99.   | ISP LUT Defect Correction configuration register .....    | 380        |
| 31.6.100.  | ISP LUT Defect Correction address register .....          | 380        |
| 31.6.101.  | ISP FE Y/Raw Output address length register .....         | 381        |
| 31.6.102.  | SP FE Y/Raw Output address register .....                 | 381        |
| 31.6.103.  | ISP interrupt enable register .....                       | 381        |
| 31.6.104.  | ISP interrupt status register .....                       | 382        |
| 31.6.105.  | ISP FE CbCr Output address length register .....          | 382        |
| 31.6.106.  | ISP FE CbCr Output address register .....                 | 383        |
| <b>32.</b> | <b>CSI1 .....</b>   | <b>384</b> |
| 32.1.      | Overview .....  | 384        |
| 32.2.      | Block diagram .....                                       | 384        |
| 32.3.      | CSI data ports .....                                      | 385        |
| 32.4.      | Timing .....  | 385        |
| 32.4.1.    | CSI timing .....  | 385        |
| 32.5.      | CSI1 Registers List .....                                 | 386        |
| 32.6.      | CSI1 Register Description .....                           | 386        |
| 32.6.1.    | CSI Enable Register .....                                 | 386        |
| 32.6.2.    | CSI configuration register .....                          | 387        |
| 32.6.3.    | CSI capture control register .....                        | 389        |
| 32.6.4.    | CSI horizontal scale register .....                       | 390        |
| 32.6.5.    | CSI Channel0 FIFO0 output buffer-A address register ..... | 390        |
| 32.6.6.    | CSI Channel0 FIFO0 output buffer-B address register ..... | 390        |
| 32.6.7.    | CSI Channel0 FIFO1 output buffer-A address register ..... | 390        |
| 32.6.8.    | CSI Channel0 FIFO1 output buffer-B address register ..... | 391        |
| 32.6.9.    | CSI Channel0 FIFO2 output buffer-A address register ..... | 391        |
| 32.6.10.   | CSI Channel0 FIFO2 output buffer-B address .....          | 391        |
| 32.6.11.   | CSI Channel_0 output buffer control register .....        | 391        |
| 32.6.12.   | CSI Channel_0 status register .....                       | 392        |



32.6.13. CSI Channel\_0 interrupt enable register ..... 392

32.6.14. CSI Channel\_0 interrupt status register ..... 393

32.6.15. CSI Channel\_0 horizontal size register ..... 394

32.6.16. CSI Channel\_0 vertical size register ..... 394

32.6.17. CSI Channel\_0 buffer length register ..... 395

**33. LCD/TV Timing Controller ..... 396**

33.1. Overview ..... 396

33.2. Block Diagram ..... 396

33.3. LCD/TV Timing Controller Register List ..... 396

33.4. LCD/TV Timing Controller registers definition ..... 398

33.4.1. TCON global control register ..... 398

33.4.2. TCON global interrupt register0 ..... 399

33.4.3. TCON global interrupt register1 ..... 400

33.4.4. TCON FRM control register ..... 400

33.4.5. TCON FRM seed register ..... 401

33.4.6. TCON FRM table register ..... 402

33.4.7. TCON0 control register ..... 402

33.4.8. TCON0 data clock register ..... 403

33.4.9. TCON0 basic timing register0 ..... 404

33.4.10. TCON0 basic timing register1 ..... 404

33.4.11. TCON0 basic timing register2 ..... 405

33.4.12. TCON0 basic timing register3 ..... 405

33.4.13. TCON0 hv panel interface register ..... 405

33.4.14. TCON0 cpu panel interface register ..... 406

33.4.15. TCON0 cpu panel write data register ..... 407

33.4.16. TCON0 cpu panel read data register0 ..... 407

33.4.17. TCON0 cpu panel read data register1 ..... 408

33.4.18. TCON0 ttl panel timing register 0 ..... 408

33.4.19. TCON0 ttl panel timing register 1 ..... 408

33.4.20. TCON0 ttl panel timing register 2 ..... 409

33.4.21. TCON0 ttl panel timing register3 ..... 409

33.4.22. TCON0 ttl panel timing register3 ..... 409

33.4.23. TCON0 lvds panel interface register ..... 410

33.4.24. TCON0 IO polarity register ..... 411

33.4.25. TCON1 control register ..... 412

33.4.26. TCON1 basic timing register0 ..... 413

33.4.27. TCON1 basic timing register1 ..... 413

33.4.28. TCON1 basic timing register2 ..... 413

33.4.29. TCON1 basic timing register3 ..... 414

33.4.30. TCON1 basic timing register4 ..... 414

33.4.31. TCON1 basic timing register5 ..... 414

33.4.32. TCON1 IO polarity register ..... 415



|            |   |            |
|------------|---|------------|
| 33.4.33.   | TCON1 IO control register .....                           | 415        |
| 33.4.34.   | TCON ECC FIFO register .....                              | 416        |
| 33.4.35.   | TCON CEU control register.....                            | 416        |
| 33.4.36.   | TCON CEU coefficient register .....                       | 416        |
| 33.4.37.   | TCON0 lvds panel analog register0.....                    | 419        |
| 33.4.38.   | TCON0 lvds panel analog register1 .....                   | 420        |
| 33.4.39.   | TCON1 fill data control register .....                    | 420        |
| 33.4.40.   | TCON1 fill data begin register.....                       | 420        |
| 33.4.41.   | TCON1 fill data end register.....                         | 421        |
| 33.4.42.   | TCON1 fill data value register.....                       | 421        |
| 33.4.43.   | TCON1 fill data begin register.....                       | 421        |
| 33.4.44.   | TCON1 fill data end register.....                         | 421        |
| 33.4.45.   | TCON1 fill data value register.....                       | 421        |
| 33.4.46.   | TCON1 fill data begin register.....                       | 422        |
| 33.4.47.   | TCON1 fill data end register.....                         | 422        |
| 33.4.48.   | TCON1 fill data value register.....                       | 422        |
| <b>34.</b> | <b>TV Encoder.....</b>                                    | <b>423</b> |
| 34.1       | Overview .....  | 423        |
| 34.2       | TV Encoder Register List .....                            | 423        |
| 34.3       | TV Encoder Register Description.....                      | 424        |
| 34.4       | TV Encoder Enable Register.....                           | 424        |
| 34.4.1     | TV Encoder Configuration Register.....                    | 426        |
| 34.4.2     | TV Encoder DAC Register1 .....                            | 427        |
| 34.4.3     | TV Encoder Notch and DAC Delay Register.....              | 429        |
| 34.4.4     | TV Encoder chroma frequency Register .....                | 431        |
| 34.4.5     | TV Encoder Front/Back Porch Register.....                 | 432        |
| 34.4.6     | TV Encoder HD mode VSYNC Register.....                    | 432        |
| 34.4.7     | TV Encoder Line Number Register.....                      | 433        |
| 34.4.8     | TV Encoder Level Register.....                            | 433        |
| 34.4.9     | TV Encoder DAC Register2 .....                            | 434        |
| 34.4.10    | TV Encoder Auto Detection Enable Register.....            | 434        |
| 34.4.11    | TV Encoder Auto Detection Interrupt Status Register ..... | 435        |
| 34.4.12    | TV Encoder Auto Detection Status Register .....           | 435        |
| 34.4.13    | TV Encoder Notch Filter Frequency Register.....           | 436        |
| 34.4.14    | TV Encoder Cb/Cr Level/Gain Register .....                | 436        |
| 34.4.15    | TV Encoder Tint and Color Burst Phase Register.....       | 437        |
| 34.4.16    | TV Encoder Burst Width Register.....                      | 437        |
| 34.4.17    | TV Encoder Cb/Cr Gain Register .....                      | 438        |
| 34.4.18    | TV Encoder Sync and VBI Level Register .....              | 438        |
| 34.4.19    | TV Encoder White Level Register .....                     | 438        |
| 34.4.20    | TV Encoder Video Active Line Register.....                | 439        |
| 34.4.21    | TV Encoder Video Chroma BW and CompGain Register .....    | 439        |



|            |  |            |
|------------|--|------------|
| 34.4.22    | TV Encoder Register .....                                | 440        |
| 34.4.23    | TV Encoder Re-sync parameters Register .....             | 440        |
| 34.4.24    | TV Encoder Slave Parameter Register .....                | 440        |
| 34.4.25    | TV Encoder Configuration Register.....                   | 441        |
| 34.4.26    | TV Encoder Configuration Register.....                   | 442        |
| 34.4.27    | TV Encoder MacroVision Control Register .....            | 442        |
| 34.4.28    | TV Encoder MacroVision N0~N3 Register .....              | 443        |
| 34.4.29    | TV Encoder MacroVision N4~N7 Register .....              | 443        |
| 34.4.30    | TV Encoder MacroVision N8~N10 Register .....             | 443        |
| 34.4.31    | TV Encoder MacroVision N11~N12 Register .....            | 444        |
| 34.4.32    | TV Encoder MacroVision N13~N16 Register .....            | 444        |
| 34.4.33    | TV Encoder MacroVision N17~N20 Register .....            | 444        |
| <b>35.</b> | <b>Mixer Processor (MP) .....</b>                        | <b>445</b> |
| 35.1.      | Overview .....   | 445        |
| 35.2.      | Block Diagram .....                                      | 446        |
| 35.3.      | MP Description.....                                      | 446        |
| 35.3.1.    | Data Mode.....   | 446        |
| 35.3.2.    | Rotation and mirroring control.....                      | 446        |
| 35.3.3.    | Memory scan order .....                                  | 447        |
| 35.3.4.    | Color space converter.....                               | 447        |
| 35.3.5.    | Formatter .....  | 448        |
| 35.3.6.    | ROP.....   | 451        |
| 35.3.7.    | Alpha / Color key.....                                   | 452        |
| 35.3.8.    | Scaling.....   | 455        |
| 35.4.      | Register list .....                                      | 459        |
| 35.5.      | Registers description .....                              | 461        |
| 35.5.1.    | MP control register.....                                 | 461        |
| 35.5.2.    | MP Status register .....                                 | 461        |
| 35.5.3.    | Input DMA globe control register .....                   | 462        |
| 35.5.4.    | Input DMA start address high 4bits register.....         | 462        |
| 35.5.5.    | Input DMA start address low 32bits register.....         | 463        |
| 35.5.6.    | Input DMA line width register .....                      | 463        |
| 35.5.7.    | Input DMA memory block size register.....                | 464        |
| 35.5.8.    | Input DMA memory block coordinate control register ..... | 464        |
| 35.5.9.    | Input DMA setting register.....                          | 465        |
| 35.5.10.   | Input DMA fill-color register .....                      | 466        |
| 35.5.11.   | Color space converter 0 control register.....            | 467        |
| 35.5.12.   | Color space converter 1 control register.....            | 468        |
| 35.5.13.   | Scaler control register .....                            | 469        |
| 35.5.14.   | Scaling output size register .....                       | 469        |
| 35.5.15.   | Scaler horizontal scaling factor register.....           | 470        |



---

|   |            |
|---|------------|
| 35.5.16. Scaler vertical scaling factor register .....              | 470        |
| 35.5.17. Scaler horizontal start phase setting register .....       | 470        |
| 35.5.18. Scaler vertical start phase setting register .....         | 471        |
| 35.5.19. ROP control register.....                                  | 471        |
| 35.5.20. ROP channel 3 index 0 control table setting register ..... | 473        |
| 35.5.21. ROP channel 3 index 1 control table setting register ..... | 474        |
| 35.5.22. Alpha / Color key control register.....                    | 476        |
| 35.5.23. Color key min color register .....                         | 477        |
| 35.5.24. Color key max color register.....                          | 477        |
| 35.5.25. Fill color of ROP output setting register .....            | 478        |
| 35.5.26. Color space converter 2 control register.....              | 478        |
| 35.5.27. Output control register .....                              | 478        |
| 35.5.28. Output size register .....                                 | 480        |
| 35.5.29. Output address high 4bits register.....                    | 480        |
| 35.5.30. Output address low 32bits register .....                   | 480        |
| 35.5.31. Output line width register.....                            | 481        |
| 35.5.32. Output alpha control register.....                         | 481        |
| 35.5.33. CSC0/1 Y/G coefficient register .....                      | 482        |
| 35.5.34. CSC0/1 Y/G constant register .....                         | 483        |
| 35.5.35. CSC0/1 U/R coefficient register.....                       | 483        |
| 35.5.36. CSC0/1 U/R constant register .....                         | 483        |
| 35.5.37. CSC0/1 V/B coefficient register.....                       | 484        |
| 35.5.38. CSC0/1 V/B constant register .....                         | 484        |
| 35.5.39. CSC2 Y/G coefficient register.....                         | 484        |
| 35.5.40. CSC2 Y/G constant register .....                           | 485        |
| 35.5.41. CSC2 U/R coefficient register.....                         | 485        |
| 35.5.42. CSC2 U/R constant register .....                           | 485        |
| 35.5.43. CSC2 V/B coefficient register.....                         | 486        |
| 35.5.44. CSC2 V/B constant register .....                           | 486        |
| 35.5.45. Scaling horizontal filtering coefficient RAM block.....    | 486        |
| 35.5.46. Scaling vertical filtering coefficient RAM block .....     | 487        |
| 35.5.47. Palette table .....  | 487        |
| <b>36. Declaration .....</b>  | <b>494</b> |





# 1. Introduction

With ARM Cortex A8 core, A10 will drive SoC into a brand new era of connected Smart HD which can enhance the application of connected HD SOC as well as user experiences of consumer electronics like multimedia products. Due to its outstanding connected HD video performance and cost efficiency, the highly integrated A10 is target at cool HD pad which can bring end-users better experiences of surfing, watching, gaming and reading.

The A10 is dedicated to furthering the development of connected HD video CODEC application, and 1080P H.264 high profile encoding technology can become one of the benchmarks. Besides its remarkable super HD 2160p video decoding capability, A10 can stream smoothly HD video over internet, including FLASH10.3/HTML5/3<sup>RD</sup> APK.

Besides self-developed display acceleration frame, MALI400 2D/3D GPU has also been introduced to strengthen the connected smart HD SOC in terms of high profile display so that it can support popular smart systems such as Android2.3/3.0 better and improve the performance of Android-loaded products as well as user experience.

There is no doubt that low power consumption and excellent user experience will be always on the top of end-users' wish list. A10 has adopted Allwinnertech's most advanced technology of video CODEC and power consumption is much lower during 1080p decoding process. What's more, Allwinnertech will keep applying progressive VLSI design under new process so that end products can become even more competitive with shorter R&D cycle and easier production advantages.

## 1.1. Feature

The A10 is featured as following:

### 1.1.1. CPU

- ARM Cortex™-A8 32-Bit RISC Processor
- ARMv7 Instruction set plus Thumb-2 Instruction Set
- 32KB Instruction Cache and 32KB Data Cache
- 256KB L2 Cache
- NEON™ SIMD Coprocessor
- Jazelle RCT Acceleration
- Trustzone technology with secure transactions and digital right managements(DRM)



### 1.1.2. GPU

3-dimensional (3D)

- Industry standard API support :Open GL ES 2.0 / open VG 1.1

2-dimensional (2D)

- support BLT / ROP2/3/4
- support 90/180/270 degree Rotation
- support Mirror / alpha (including plane and pixel alpha) / color key
- Support format conversion

### 1.1.3. VPU

- Video Decoding (FULL HD)
  - Support VP8, AVS, H.264, H.263, VC-1, MPEG-1/2/4 standards
  - Up to 1920\*1080@60fps
- Video Encoding
  - Support encoding in H.264 High Profile format
  - 1080p@60fps
  - 720p@100fps

### 1.1.4. Display Processing Ability

- Four moveable and size-adjustable layers
- 8 tap scale filter in horizontal and 4 tap in vertical direction for scaling
- Multi-format image input
- support Alpha blending / color key / gamma
- support Hardware cursor / sprite
- support Vertical keystone correction
- support Output color correction (luminance / hue / saturation etc)
- support motion adaptive de-interlace
- support Video enhancement (lum peaking / DCTi / black and white level extension)
- support 3D format content input/output format convert/display (including HDMI)

### 1.1.5. Display Output Ability

- Support HDMI V1.3/V1.4
- Flexible LCD interface (CPU / Sync RGB / LVDS) up to 1920\*1080 resolution
- CVBS / YPbPr up to 1920\*1080 resolution



### 1.1.6. Image Input Ability

- Dual camera sensor interface (CSI0 supports ISP function)

### 1.1.7. Memory

- 16/32-bits SDRAM controller
  - support DDR2 SDRAM and DDR3 SDRAM up to 800Mbps
  - Memory Capacity up to 16 G-bits
- 8-bits NAND Flash Controller with 8 chip select and 2 r/b signals
  - Support SLC/MLC/TLC/DDR NAND
  - ECC up to 64 bits

### 1.1.8. Peripheral

- 1 USB 2.0 Dual-Role Device(DRD) controller for general application, 2 USB EHCI controller for host application
- 4 high-speed Memory controller supports SD version 3.0 and MMC version 4.2
- 8 UARTs with 64 Bytes TX FIFO and 64 Bytes RX FIFO
  - One UART with full modem function
  - Two UARTs with RTS/CTS hardware flow control
  - Five UARTs with two wires
- 4 SPI controller
  - 1 dedicated SPI controller for serial NOR Flash boot application
  - 3 SPI for general applications
- 4 SD/MMC controller
- 2 PS2 controller for connecting external PS2 mouse and PS2 keypad
- 3 Two-Wire Interface up to 400Kbps
- Key Matrix (8x8) with internal debounce filter
- IR controller supports MIR, FIR and IR remoter
- 2-channel 6-bits LRADC for line control
- Internal 4-wire touch panel controller with pressure sensor and 2-point touch
- I2S/PCM controller for 8-channel output and 2-channel input
- AC97 controller compatible with AC97 version 2.3 standard
- Internal 24-bits Audio Codec for 2 channel headphone, 2 channel microphone, 2 channel FM input and Line input
- 2 PWM controller



### 1.1.9. System

- 8 channel normal DMA and 8 channel dedicated DMA
- Internal (32K+64K) SRAM on chip
- 6 timer, 1 RTC timer and 1 watchdog

### 1.1.10. Security

- Security System
  - Support DES, 3DES, AES encryption and decryption.
  - Support SHA-1, MD5 message digest
  - Support hardware random generator
- 128-bits EFUSE chip ID

### 1.1.11. Package

- TFBGA441 package
- 0.8mm pitch

## 2. Pin Description

Notes: see details in datasheet of A10.

### 2.1. Pin Placement Table

Notes: see details in datasheet of A10.

### 2.2. Pin Detail Description

Notes: see details in datasheet of A10.

### 3. Architecture

#### 3.1. General Block Diagram




Figure 3-1 General Block Diagram



### 3.2. Memory Mapping

| Module          | Address                   | Size(Bytes) |
|-----------------|---------------------------|-------------|
| SRAM A1         | 0x0000 0000---0x0000 3FFF | 16K         |
| SRAM A2         | 0x0000 4000---0x0000 7FFF | 16K         |
| SRAM A3         | 0x0000 8000---0x0000 B3FF | 13K         |
| SRAM A4         | 0x0000 B400---0x0000 BFFF | 3K          |
| SRAM Nand       |                           | 2K          |
| SRAM D          | 0x0001 0000---0x0001 0FFF | 4K          |
| SRAM B(Secure)  | 0x0002 0000---0x0002 FFFF | 64K         |
| SRAM Controller | 0x01C0 0000---0x01C0 0FFF | 4K          |
| DRAM Controller | 0x01C0 1000---0x01C0 1FFF | 4K          |
| DMA             | 0x01C0 2000---0x01C0 2FFF | 4K          |
| NFC             | 0x01C0 3000---0x01C0 3FFF | 4K          |
| TS              | 0x01C0 4000---0x01C0 4FFF | 4K          |
| SPI 0           | 0x01C0 5000---0x01C0 5FFF | 4K          |
| SPI 1           | 0x01C0 6000---0x01C0 6FFF | 4K          |
| MS              | 0x01C0 7000---0x01C0 7FFF | 4K          |
| TVD             | 0x01C0 8000---0x01C0 8FFF | 4K          |
| CSI 0           | 0x01C0 9000---0x01C0 9FFF | 4K          |
| TVE 0           | 0x01C0 A000---0x01C0 AFFF | 4K          |
| EMAC            | 0x01C0 B000---0x01C0 BFFF | 4K          |
| LCD 0           | 0x01C0 C000---0x01C0 CFFF | 4K          |
| LCD 1           | 0x01C0 D000---0x01C0 DFFF | 4K          |
| VE              | 0x01C0 E000---0x01C0 EFFF | 4K          |
| SD/MMC 0        | 0x01C0 F000---0x01C0 FFFF | 4K          |
| SD/MMC 1        | 0x01C1 0000---0x01C1 0FFF | 4K          |
| SD/MMC 2        | 0x01C1 1000---0x01C1 1FFF | 4K          |
| SD/MMC 3        | 0x01C1 2000---0x01C1 2FFF | 4K          |
| USB 0           | 0x01C1 3000---0x01C1 3FFF | 4K          |
| USB 1           | 0x01C1 4000---0x01C1 4FFF | 4K          |
| SS              | 0x01C1 5000---0x01C1 5FFF | 4K          |
| HDMI            | 0x01C1 6000---0x01C1 6FFF | 4K          |
| SPI 2           | 0x01C1 7000---0x01C1 7FFF | 4K          |
| NC              | 0x01C1 8000---0x01C1 8FFF | 4K          |
| PATA            | 0x01C1 9000---0x01C1 9FFF | 4K          |
| ACE             | 0x01C1 A000---0x01C1 AFFF | 4K          |
| TVE 1           | 0x01C1 B000---0x01C1 BFFF | 4K          |
| USB 2           | 0x01C1 C000---0x01C1 CFFF | 4K          |
| CSI 1           | 0x01C1 D000---0x01C1 DFFF | 4K          |
| TZASC           | 0x01C1 E000---0x01C1 EFFF | 4K          |



|           |                           |                    |
|-----------|---------------------------|--------------------|
| SPI3      | 0x01C1 F000---0x01C1 FFFF | 4K                 |
| CCM       | 0x01C2 0000---0x01C2 03FF | 1K                 |
| INTC      | 0x01C2 0400---0x01C2 07FF | 1K                 |
| PIO       | 0x01C2 0800---0x01C2 0BFF | 1K                 |
| Timer     | 0x01C2 0C00---0x01C2 0FFF | 1K                 |
| NC        | 0x01C2 1000---0x01C2 13FF | 1K                 |
| AC97      | 0x01C2 1400---0x01C2 17FF | 1K                 |
| IR0       | 0x01C2 1800---0x01C2 1BFF | 1K                 |
| IR1       | 0x01C2 1C00---0x01C2 1FFF | 1K                 |
| IIS       | 0x01C2 2400---0x01C2 27FF | 1K                 |
| LRADC 0/1 | 0x01C2 2800---0x01C2 2BFF | 1K                 |
| AD/DA     | 0x01C2 2C00---0x01C2 2FFF | 1K                 |
| KEYPAD    | 0x01C2 3000---0x01C2 33FF | 1K                 |
| TZPC      | 0x01C2 3400---0x01C2 37FF | 1K                 |
| SID       | 0x01C2 3800---0x01C2 3BFF | 1K                 |
| SJTAG     | 0x01C2 3C00---0x01C2 3FFF | 1K                 |
| TP        | 0x01C2 5000---0x01C2 53FF | 1K                 |
| PMU       | 0x01C2 5400---0x01C2 57FF | 1K                 |
| UART 0    | 0x01C2 8000---0x01C2 83FF | 1K                 |
| UART 1    | 0x01C2 8400---0x01C2 87FF | 1K                 |
| UART 2    | 0x01C2 8800---0x01C2 8BFF | 1K                 |
| UART 3    | 0x01C2 8C00---0x01C2 8FFF | 1K                 |
| UART 4    | 0x01C2 9000---0x01C2 93FF | 1K                 |
| UART 5    | 0x01C2 9400---0x01C2 97FF | 1K                 |
| UART 6    | 0x01C2 9800---0x01C2 9BFF | 1K                 |
| UART 7    | 0x01C2 9C00---0x01C2 9FFF | 1K                 |
| PS2-0     | 0x01C2 A000---0x01C2 A3FF | 1K                 |
| PS2-1     | 0x01C2 A400---0x01C2 A7FF | 1K                 |
| TWI 0     | 0x01C2 AC00---0x01C2 AFFF | 1K                 |
| TWI 1     | 0x01C2 B000---0x01C2 B3FF | 1K                 |
| TWI 2     | 0x01C2 B400---0x01C2 B7FF | 1K                 |
| CAN       | 0x01C2 BC00---0x01C2 BFFF | 1K                 |
| SCR       | 0x01C2 C400---0x01C2 C7FF | 1K                 |
| Reserved  | /                         | 64K                |
| Mali400   | 0x01C4 0000---0x01C4 FFFF | 64K                |
| SRAM C    | 0x01D0 0000---0x01DF FFFF | 1024K(Module sram) |
| DE_FE0    | 0x01E0 0000---0x01E1 FFFF | 128K               |
| DE_FE1    | 0x01E2 0000---0x01E3 FFFF | 128K               |
| DE_BE0    | 0x01E6 0000---0x01E7 FFFF | 128K               |
| DE_BE1    | 0x01E4 0000---0x01E5 FFFF | 128K               |
| MP        | 0x01E8 0000---0x01E9 FFFF | 128K               |
| AVG       | 0x01EA 0000---0x01EB FFFF | 128K               |



|                |                          |     |
|----------------|--------------------------|-----|
| Reserved       | /                        | 64K |
| DDR-II/DDR-III | 0x4000 0000--0xBFFF FFFF | 2G  |
| BROM           | 0xFFFF 0000—0xFFFF 7FFF  | 32K |





## 4. Boot Mode

### 4.1. Overview

With on-chip 32KB ROM, A10 is providing flexible boot-loading options in default sequence of SD Card0, NAND FLASH, SD Card2, and SPI NOR FLASH. An external Boot Select Pin (BSP) is applied to determine when system should jump to USB boot. Normally, the BSP is pulled up by an internal 50K resistor. After power up, boot code that is stored in embedded ROM will check automatically the state of the pin, and the system will boot from USB only if the pin is on low-level state ('0').

Since A10 will always start to fetch instructions from SD Card0, it permits final product to be mass produced with SD card rather than USB, which can improve the MP productivity greatly.

## 4.2. Boot Diagram




Figure 4-1 Boot Sequence



## 5. System Mode

### 5.1. Overview

Together with power management IC (PMIC), A10 offers a comprehensive power and clock-management scheme that enables high-performance and ultralow-power consumption. There are four low-power modes, namely, General Clock Gating, STOP, SUPER STANDBY and SLEEP.

In General Clock Gating mode, developer can turn on clocks for selective internal peripherals accordingly in order to achieve optimized power consumption. For instance, if a UART is not required, software programming can cut off the timer out of power saving consideration.

In STOP mode, all clocks to Cortex-A8 core as well as peripherals can be frozen by disabling PLLs.

In SUPER STANDBY mode, ONLY AVCC and DRAM-VCC power domains are on while all others (VCC, CPU-VDD, CORE-VDD, RTC-VDD...) are off. The external SDRAM has entered self-refresh mode under which data can be preserved and firmware can be activated quickly.

In SLEEP mode, Cortex-A8 core has been power-gated, and so with internal logic except the wakeup logic (RTC module). In order to enter SLEEP mode, an independent power source is required that supplies power to the wakeup logic.



## 6. Clock Control Module

### 6.1. Overview

The Clock Control Module is made up of 7 PLLs, a Main Oscillator, an on-chip RC Oscillator and a 32768Hz low-power Oscillator.

- CPU Clock
- AHB Clock
- APB Clock
- Special Clock

It integrates two crystal oscillators. A 24-MHz crystal is mandatory and provides the clock source for the PLL and the main digital blocks. The 32768Hz oscillator is used only to provide a low power, accurate reference for the RTC. In order to provide the high-performance, low power consumption and easy user interface, the chip has the following clock domain:

| CLK Domain | Module               | Speed Range              | Description                        |
|------------|----------------------|--------------------------|------------------------------------|
| OSC24M     | Most Clock Generator | 24MHz                    | Root clock for most of the chip.   |
| RC_osc     | Timer,Key            | 32KHz                    | Source for the RTC/Timer           |
| 32768Hz    | Timer,Key            | 32768Hz                  | Low-power source for the RTC/Timer |
| CPU32_clk  | CPU32                | 2K~1200M                 | Divided from CPU32_clk or OSC24M   |
| AHB_clk    | AHB Devices          | 8K~276M                  | Divided from CPU32_clk             |
| APB_clk    | Peripheral           | 0.5K~138M                | Divided from AHB_clk               |
| SDRAM_clk  | SDRAM                | 0~400MHz                 | Sourced from the PLL               |
| USB_clk    | USB                  | 480MHz                   | Sourced from the PLL               |
| Audio_clk  | A/D,D/A              | 24.576MHz<br>/22.5792MHz | Sourced from the PLL               |

### 6.2. Clock Tree Diagram

Notes: See details in the datasheet of A10.

### 6.3. CCM Register List

| Module Name | Base Address |
|-------------|--------------|
| CCM         | 0x01C20000   |



| Register Name        | Offset | Description                    |
|----------------------|--------|--------------------------------|
| PLL1_CFG_REG         | 0x0000 | PLL1 control                   |
| PLL1_TUN_REG         | 0x0004 | PLL1 tuning                    |
| PLL2_CFG_REG         | 0x0008 | PLL2 control                   |
| PLL2_TUN_REG         | 0x000C | PLL2 tuning                    |
| PLL3_CFG_REG         | 0x0010 | PLL3 control                   |
| PLL4_CFG_REG         | 0x0018 | PLL4 control                   |
| PLL5_CFG_REG         | 0x0020 | PLL5 control                   |
| PLL5_TUN_REG         | 0x0024 | PLL5 tuning                    |
| PLL6_CFG_REG         | 0x0028 | PLL6 control                   |
| PLL6_TUN_REG         | 0x002C | PLL6 tuning                    |
| PLL7_CFG_REG         | 0x0030 | PLL7 control                   |
| /                    | 0x0034 | /                              |
| PLL1_TUN2_REG        | 0x0038 | PLL1 tuning2                   |
| PLL5_TUN2_REG        | 0x003C | PLL5 tuning2                   |
| /                    | /      | Reserved                       |
| OSC24M_CFG_REG       | 0x0050 | OSC24M control                 |
| CPU_AHB_APB0_CFG_REG | 0x0054 | CPU, AHB and APB0 divide ratio |
| APB1_CLK_DIV_REG     | 0x0058 | APB1 clock divisor             |
| AXI_GATING_REG       | 0x005C | AXI module clock gating        |
| AHB_GATING_REG0      | 0x0060 | AHB module clock gating 0      |
| AHB_GATING_REG1      | 0x0064 | AHB module clock gating 1      |
| APB0_GATING_REG      | 0x0068 | APB0 module clock gating       |
| APB1_GATING_REG      | 0x006C | APB1 module clock gating       |
| NAND_SCLK_CFG_REG    | 0x0080 |                                |
| /                    | 0x0084 |                                |
| SD0_CLK_REG          | 0x0088 |                                |
| SD1_CLK_REG          | 0x008C |                                |
| SD2_CLK_REG          | 0x0090 |                                |
| SD3_CLK_REG          | 0x0094 |                                |
| TS_CLK_REG           | 0x0098 |                                |
| SS_CLK_REG           | 0x009C |                                |
| SPI0_CLK_REG         | 0x00A0 |                                |
| SPI1_CLK_REG         | 0x00A4 |                                |
| SPI2_CLK_REG         | 0x00A8 |                                |
| /                    | 0x00AC |                                |
| IR0_CLK_REG          | 0x00B0 |                                |
| IR1_CLK_REG          | 0x00B4 |                                |
| IIS_CLK_REG          | 0x00B8 |                                |
| AC97_CLK_REG         | 0x00BC |                                |
| NC                   | 0x00C0 |                                |



|                     |        |  |
|---------------------|--------|--|
| KEYPAD_CLK_REG      | 0x00C4 |  |
| NC                  | 0x00C8 |  |
| USB_CLK_REG         | 0x00CC |  |
| NC                  | /      |  |
| SPI3_CLK_REG        | 0x00D4 |  |
| DRAM_CLK_REG        | 0x0100 |  |
| BE0_SCLK_CFG_REG    | 0x0104 |  |
| BE0_SCLK_CFG_REG    | 0x0108 |  |
| FE0_CLK_REG         | 0x010C |  |
| FE1_CLK_REG         | 0x0110 |  |
| MP_CLK_REG          | 0x0114 |  |
| LCD0_CH0_CLK_REG    | 0x0118 |  |
| LCD1_CH0_CLK_REG    | 0x011C |  |
| CSI_ISP_CLK_REG     | 0x0120 |  |
| TVD_CLK_REG         | 0x0128 |  |
| LCD0_CH1_CLK_REG    | 0x012C |  |
| LCD1_CH1_CLK_REG    | 0x0130 |  |
| CSI0_CLK_REG        | 0x0134 |  |
| CSI1_CLK_REG        | 0x0138 |  |
| VE_CLK_REG          | 0x013C |  |
| AUDIO_CODEC_CLK_REG | 0x0140 |  |
| AVS_CLK_REG         | 0x0144 |  |
| ACE_CLK_REG         | 0x0148 |  |
| LVDS_CLK_REG        | 0x014C |  |
| HDMI_CLK_REG        | 0x0150 |  |
| MALI400_CLK_REG     | 0x0154 |  |

## 6.4. CCM Register Description

### 6.4.1. PLL1-Core(Default: 0x21005000)

| Offset: 0x00 |                |                 | Register Name: PLL1_CFG_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | PLL1_Enable.<br>0: Disable, 1: Enable.<br>The PLL1 output=(24MHz*N*K)/(M*P).<br>The PLL1 output is for the CORECLK.<br>Note: the output 24MHz*N*K clock<br>must be in the range of 240MHz~2GHz if the bypass is disabled.<br>Its default is 384MHz. |



|       |     |      |  |
|-------|-----|------|--|
| 25    | R/W | 0x0  | EXG_MODE.<br>Exchange mode.  |
| 19:18 | /   | /    | /  |
| 17:16 | R/W | 0x0  | PLL1_OUT_EXT_DIVP.<br>PLL1 Output external divider P.<br>The range is 1/2/4/8.                                   |
| 12:8  | R/W | 0x10 | PLL1_FACTOR_N<br>PLL1 Factor N..<br>Factor=0, N=0;<br>Factor=1, N=1;<br>Factor=2, N=2<br>.....<br>Factor=31,N=31 |
| 7:6   | /   | /    | /  |
| 5:4   | R/W | 0x0  | PLL1_FACTOR_K.<br>PLL1 Factor K.(K=Factor + 1 )<br>The range is from 1 to 4.                                     |
| 3     | R/W | 0x0  | SIG_DELT_PAT_IN.<br>Sigma-delta pattern input.   |
| 2     | R/W | 0x0  | SIG_DELT_PAT_EN.<br>Sigma-delta pattern enable.  |
| 1:0   | R/W | 0x0  | PLL1_FACTOR_M.<br>PLL1 Factor M. (M=Factor + 1 )<br>The range is from 1 to 4.                                    |

### 6.4.2.PLL2-Audio (Default: 0x08100010)

| Offset: 0x08 |                |                 | Register Name: PLL2_CFG_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | PLL2_Enable.<br>0: Disable, 1: Enable.<br>The PLL2 is for Audio.<br>PLL2 Output = 24MHz*N/PLL2_PRE_DIV/PLL2_POST_DIV.<br>1X = 48*N/PreDiv/PostDiv/2(not 50% duty)<br>2X = 48*N/PreDiv/4( 8X/4 50% duty)<br>4X = 48*N/PreDiv/2( 8X/2 50% duty )<br>8X = 48*N/PreDiv( not 50% duty) |
| 30           | /              | /               | /   |
| 29:26        | R/W            | 0x2             | PLL2_POST_DIV.<br>PLL2 post-dividor[3:0].<br>PLL2_POST_DIV = Dividor  |



|       |     |      |   |
|-------|-----|------|---|
|       |     |      | 0000: 0x1<br>0001: 0x1<br>0010: 0x2<br>.....<br>1111: 0xf   |
| 25:21 | R/W | 0x0  | PLL2_VCO_BIAS.<br>PLL2 VCO Bias Current[4:0]  |
| 20:16 | R/W | 0x10 | PLL2_BIAS_CUR.<br>PLL2 Bias Current[4:0]  |
| 15    | /   | /    | /   |
| 14:8  | R/W | 0x0  | PLL2_Factor_N.<br>PLL2 Factor N.<br>Factor=0, N=1;<br>Factor=1, N=1;<br>.....<br>Factor=0x7F, N=0x7F;                 |
| 7:5   | /   | /    | /   |
| 4:0   | R/W | 0x10 | PLL2_PRE_DIV.<br>PLL2 pre-dividor[4:0].<br>PLL2_PRE_DIV = Dividor<br>00000: 0x1<br>00001: 0x1<br>.....<br>11111: 0x1F |

### 6.4.3. PLL2-Tuning (Default: 0x00000000)

| Offset: 0x0C |                |                 | Register Name: PLL2_TUN_REG  |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31           | R/W            | 0x0             | SIG_DELT_PAT_EN.<br>Sigma-delta pattern enable.  |
| 30:29        | R/W            | 0x0             | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>10: Triangular<br>11: awmode |
| 28:20        | R/W            | 0x0             | WAVE_STEP.<br>Wave step.   |
| 19           | /              | /               | /  |
| 18:17        | R/W            | 0x0             | FREQ.  |





|      |     |     |  |
|------|-----|-----|--|
|      |     |     | Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz |
| 16:0 | R/W | 0x0 | WAVE_BOT.<br>Wave Bottom.  |

#### 6.4.4.PLL3-Video 0(Default: 0x0010D063)

| Offset: 0x10 |                |                 | Register Name: PLL3_CFG_REG  |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31           | R/W            | 0x0             | PLL3_Enable.<br>0: Disable, 1: Enable.<br>In the integer mode, The PLL3 output=3MHz*M.<br>In the fractional mode, the PLL3 output is select by bit 14.<br>The PLL3 output range is 27MHz~381MHz. |
| 30           | /              | /               | /  |
| 29:27        | /              | /               | /  |
| 23:21        | /              | /               | /  |
| 15           | R/W            | 0x1             | PLL3_MODE_SEL.<br>PLL3 mode select.<br>0: fractional mode, 1: integer mode.  |
| 14           | R/W            | 0x1             | PLL3_FUNC_SET.<br>PLL3 fractional setting.<br>0: 270MHz, 1: 297MHz.  |
| 13           | /              | /               | /  |
| 7            | /              | /               | /  |
| 6:0          | R/W            | 0x63            | PLL3_FACTOR_M.<br>PLL3 Factor M.<br>The range is from 9 to 127.  |

#### 6.4.5.PLL4-VE(Default: 0x21081000)

| Offset: 0x18 |                |                 | Register Name: PLL4_CFG_REG  |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31           | R/W            | 0x0             | PLL4_Enable.<br>0: Disable, 1: Enable.<br>The PLL4 output=(24MHz*N*K)/(M*P).<br>The PLL4 output is for the VE. |



|       |     |      |  |
|-------|-----|------|--|
|       |     |      | Note: the output 24MHz*N*K clock must be in the range of 240MHz~2GHz if the bypass is disabled.                                    |
| 30    | R/W | 0x0  | PLL4_OUT_BYPASS_EN.<br>PLL4 Output Bypass Enable.<br>0: Disable, 1: Enable.<br>If the bypass is enabled, the PLL4 output is 24MHz. |
| 18    | /   | /    | /  |
| 17:16 | R/W | 0x0  | PLL4_OUT_EXT_DIV_P.<br>PLL4 Output external divider P.<br>The range is 1/2/4/8.  |
| 15:13 | R/W | /    | /  |
| 12:8  | R/W | 0x10 | PLL4_FACTOR_N.<br>PLL4 Factor N.<br>Factor=0, N=0;<br>Factor=1, N=1;<br>Factor=2, N=2<br>.....<br>Factor=31, N=31                  |
| 7:6   | /   | /    | /  |
| 5:4   | R/W | 0x0  | PLL4_FACTOR_K.<br>PLL4 Factor K.(K=Factor + 1 )<br>The range is from 1 to 4.   |
| 3:2   | /   | /    | /  |
| 1:0   | R/W | 0x0  | PLL4_FACTOR_M.<br>PLL4 Factor M.(M = Factor + 1 )<br>The range is from 1 to 4.   |

#### 6.4.6. PLL5-DDR(Default: 0x11049280)

| Offset: 0x20 |            |             | Register Name: PLL5_CFG_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31           | R/W        | 0x0         | PLL5_Enable.<br>0: Disable, 1: Enable.<br>The PLL5 output for DDR = (24MHz*N*K)/M.<br>The PLL5 output for other module =(24MHz*N*K)/P.<br>The PLL5 output is for the DDR.<br>Note: the output 24MHz*N*K clock must be in the range of 240MHz~2GHz if the bypass is disabled. |
| 30           | R/W        | 0x0         | PLL5_OUT_BYPASS_EN.<br>PLL5 Output Bypass Enable.<br>0: Disable, 1: Enable.  |



|       |     |      |  |
|-------|-----|------|--|
|       |     |      | If the bypass is enabled, the output is 24MHz.   |
| 29    | R/W | 0x0  | DDR_CLK_OUT_EN.<br>DDR clock output en.  |
| 17:16 | R/W | 0x0  | PLL5_OUT_EXT_DIV_P.<br>PLL5 Output External Divider P.<br>The range is 1/2/4/8.                                  |
| 12:8  | R/W | 0x12 | PLL5_FACTOR_N.<br>PLL5 Factor N.<br>Factor=0, N=0;<br>Factor=1, N=1;<br>Factor=2, N=2<br>.....<br>Factor=31,N=31 |
| 7     | R/W | 0x1  | LDO_EN.<br>LDO Enable.   |
| 6     | R/W | /    | /  |
| 5:4   | R/W | 0x0  | PLL5_FACTOR_K.<br>PLL5 Factor K.(K=Factor + 1 )<br>The range is from 1 to 4.                                     |
| 3:2   | R/W | 0x0  | PLL5_FACTOR_M1.<br>PLL5 Factor M1.   |
| 1:0   | R/W | 0x0  | PLL5_FACTOR_M.<br>PLL5 Factor M.(M = Factor + 1 )<br>The range is from 1 to 4.                                   |

### 6.4.7.PLL6-NC(Default: 0x21009911)

| Offset: 0x28 |                |                 | Register Name: PLL6_CFG_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | PLL6_Enable.<br>0: Disable, 1: Enable.<br>For NC, the output $= (24\text{MHz} * N * K) / M / 6$<br>If the NC is on, the output should be equal to 100MHz<br>For other module, the output $= (24\text{MHz} * N * K) / 2$<br>Note: the output 24MHz*N*K clock<br>must be in the range of 240MHz~2GHz if the bypass is disabled. |
| 30           | R/W            | 0x0             | PLL6_BYPASS_EN.<br>PLL6 Output Bypass Enable.<br>0: Disable, 1: Enable.<br>If the bypass is enabled, the PLL6 output is 24MHz.  |
| 19           | /              | /               | /   |



|       |     |      |   |
|-------|-----|------|---|
| 18    | /   | /    | /   |
| 17:16 | /   | /    | /   |
| 14    | /   | /    | /   |
| 13    | /   | /    | /   |
| 12:8  | R/W | 0x19 | PLL6_FACTOR_N.<br>PLL6 Factor N.<br>Factor=0, N=0;<br>Factor=1, N=1;<br>Factor=2, N=2;<br>.....<br>Factor=31,N=31 |
| 5:4   |     |      | PLL6_FACTOR_K.<br>PLL6 Factor K.(K=Factor + 1 )<br>The range is from 1 to 4.                                      |
| 3:2   | /   | /    | /   |
| 1:0   | R/W | 0x1  | PLL6_FACTOR_M.<br>PLL6 Factor M.(M = Factor + 1 )<br>The range is from 1 to 4.                                    |

### 6.4.8.PLL6-Tuning

| Offset: 0x2C |                |                 | Register Name: PLL6_TUN_REG |
|--------------|----------------|-----------------|-----------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                 |
| 31:0         | /              | /               | /                           |

### 6.4.9.PLL7-Video 1(Default: 0x0010D063)

| Offset: 0x30 |                |                 | Register Name: PLL7_CFG_REG  |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31           | R/W            | 0x0             | PLL7_Enable.<br>0: Disable, 1: Enable.<br>In the integer mode, The PLL7 output=3MHz*M.<br>In the fractional mode, the PLL7 output is select by bit 14.<br>The PLL7 output range is 27MHz~381MHz. |
| 30           | /              | /               | /  |
| 29:27        | /              | /               | /  |
| 23:21        | /              | /               | /  |
| 15           | R/W            | 0x1             | PLL7_MODE_SEL.<br>PLL7 mode select.  |



|     |     |      |   |
|-----|-----|------|---|
|     |     |      | 0: fractional mode, 1: integer mode.                                |
| 14  | R/W | 0x1  | PLL7_FRAC_SET.<br>PLL7 fractional setting.<br>0: 270MHz, 1: 297MHz. |
| 13  | /   | /    | /   |
| 7   | /   | /    | /   |
| 6:0 | R/W | 0x63 | PLL7_FACTOR_M.<br>PLL7 Factor M.<br>The range is from 9 to 127.     |

#### 6.4.10.PLL1-Tuning2 (Default: 0x00000000)

| Offset: 0x38 |                |                 | Register Name: PLL1_TUN2_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31           | R/W            | 0x0             | SIG_DELT_PAT_EN.<br>Sigma-delta pattern enable.  |
| 30:29        | R/W            | 0x0             | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>10: Triangular<br>11: awmode |
| 28:20        | R/W            | 0x0             | WAVE_STEP.<br>Wave step.   |
| 19           | /              | /               | /  |
| 18:17        | R/W            | 0x0             | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz                      |
| 16:0         | R/W            | 0x0             | WAVE_BOT.<br>Wave Bottom.  |

#### 6.4.11.PLL5-Tuning2(Default: 0x00000000)

| Offset: 0x3C |                |                 | Register Name: PLL5_TUN2_REG                    |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                                     |
| 31           | R/W            | 0x0             | SIG_DELT_PAT_EN.<br>Sigma-delta pattern enable. |



|       |     |     |  |
|-------|-----|-----|--|
| 30:29 | R/W | 0x0 | SPR_FREQ_MODE.<br>Spread Frequency Mode.<br>00: DC=0<br>01: DC=1<br>10: Triangular<br>11: awmode |
| 28:20 | R/W | 0x0 | WAVE_STEP.<br>Wave step.   |
| 19    | /   | /   | /  |
| 18:17 | R/W | 0x0 | FREQ.<br>Frequency.<br>00: 31.5KHz<br>01: 32KHz<br>10: 32.5KHz<br>11: 33KHz                      |
| 16:0  | R/W | 0x0 | WAVE_BOT.<br>Wave Bottom.  |

#### 6.4.12.OSC24M (Default: 0x00138013)

| Offset: 0x50 |                |                 | Register Name: OSC24M_CFG_REG                                  |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:24        | R/W            | 0x0             | Reserved.  |
| 23:21        | /              | /               | /  |
| 17           | R/W            | 0x1             | PLL_IN_PWR_SEL.<br>PLL Input Power Select.<br>0: 2.5v, 1: 3.3v |
| 16           | R/W            | 0x1             | LDO_EN.<br>LDO Enable.<br>0: Disable, 1: Enable.               |
| 15           | R/W            | 0x1             | PLL_BIAS_EN.<br>PLL Bias Enable.<br>0: disable,<br>1: enable.  |
| 14:5         | /              | /               | /  |
| 3:2          | /              | /               | /  |
| 1            | R/W            | 0x1             | OSC24M_GSM.<br>OSC24M GSM.                                     |
| 0            | R/W            | 0x1             | OSC24M_EN.<br>OSC24M Enable.                                   |



|  |  |  |                        |
|--|--|--|------------------------|
|  |  |  | 0: Disable, 1: Enable. |
|--|--|--|------------------------|

### 6.4.13. CPU/AHB/APB0 Clock Ratio(Default: 0x00010010)

| Offset: 0x54 |                |                 | Register Name: CPU_AHB_APB0_CFG_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31:24        | /              | /               | /   |
| 23           | /              | /               | /   |
| 22:18        | /              | /               | /   |
| 17:16        | R/W            | 0x1             | CPU_CLK_SRC_SEL.<br>CPU Clock Source Select.<br>00: 32KHz OSC( Internal )<br>01: OSC24M<br>10: PLL1<br>11: 200MHz(source from the PLL6).<br>If the clock source is changed, at most to wait for 8 present running clock cycles. |
| 15:14        | /              | /               | /   |
| 13:12        | /              | /               | /   |
| 11:10        | /              | /               | /   |
| 9:8          | R/W            | 0x0             | APB0_CLK_RATIO.<br>APB0 Clock divide ratio. APB0 clock source is AHB2 clock.<br>00: /2<br>01: /2<br>10: /4<br>11: /8  |
| 7:6          | /              | /               | /   |
| 5:4          | R/W            | 0x1             | AHB_CLK_DIV_RATIO.<br>AHB Clock divide ratio.<br>AHB clock source is AXI Clock.<br>00: /1<br>01: /2<br>10: /4<br>11: /8   |
| 3:2          | /              | /               | /   |
| 1:0          | R/W            | 0x0             | AXI_CLK_DIV_RATIO.<br>AXI Clock divide ratio.<br>AXI Clock source is CPU clock.<br>00: /1<br>01: /2<br>10: /3   |



|  |  |  |        |
|--|--|--|--------|
|  |  |  | 11: /4 |
|--|--|--|--------|

#### 6.4.14.APB1 Clock Divide Ratio(Default: 0x00000000)

| Offset: 0x58 |            |             | Register Name: APB1_CLK_DIV_REG  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31           | /          | /           | /  |
| 30:26        | /          | /           | /  |
| 25:24        | R/W        | 0x0         | APB1_CLK_SRC_SEL.<br>APB1 Clock Source Select<br>00: OSC24M<br>01: PLL6 (set to 1.2GHz)<br>10: 32KHz<br>11: /<br>This clock is used for some special module apbclk(twi,uart, ps2, can, scr). Because these modules need special clock rate even if the apbclk changed. |
| 23:18        | /          | /           | /  |
| 17:16        | R/W        | 0x0         | CLK_RAT_N<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8.  |
| 15:5         | /          | /           | /  |
| 4:0          | R/W        | 0x0         | CLK_RAT_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 32.  |

#### 6.4.15.AXI Module Clock Gating(Default: 0x00000000)

| Offset: 0x5C |            |             | Register Name: AXI_GATING_REG                                     |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:1         | /          | /           | /   |
| 0            | R/W        | 0x0         | DRAM_AXI_GATING.<br>Gating AXI Clock for SDRAM(0: mask, 1: pass). |

#### 6.4.16.AHB Module Clock Gating Reg0(Default: 0x00000000)

| Offset: 0x60 |            |             | Register Name: AHB_GATING_REG0 |
|--------------|------------|-------------|--------------------------------|
| Bit          | Read/Write | Default/Hex | Description                    |
|              |            |             |                                |





|    |     |     |  |
|----|-----|-----|--|
| 31 | /   | /   | /  |
| 30 | /   | /   | /  |
| 29 | /   | /   | /  |
| 28 | /   | /   | /  |
| 27 | /   | /   | /  |
| 26 | /   | /   | Reserved   |
| 25 | R/W | 0x0 | Gating AHB Clock for NC(0: mask, 1: pass).         |
| 24 | R/W | 0x0 | Gating AHB Clock for PATA(0: mask, 1: pass).       |
| 23 | R/W | 0x0 | Gating AHB Clock for SPI3(0: mask, 1: pass).       |
| 22 | R/W | 0x0 | Gating AHB Clock for SPI2(0: mask, 1: pass).       |
| 21 | R/W | 0x0 | Gating AHB Clock for SPI1(0: mask, 1: pass).       |
| 20 | R/W | 0x0 | Gating AHB Clock for SPI0(0: mask, 1: pass).       |
| 19 | /   | /   | /  |
| 18 | R/W | 0x0 | Gating AHB Clock for TS(0: mask, 1: pass).         |
| 17 | R/W | 0x0 | Gating AHB Clock for EMAC(0: mask, 1: pass).       |
| 16 | R/W | 0x0 | Gating AHB Clock for ACE(0: mask, 1: pass).        |
| 15 | /   | /   | /  |
| 14 | R/W | 0x0 | Gating AHB Clock for SDRAM(0: mask, 1: pass).      |
| 13 | R/W | 0x0 | Gating AHB Clock for NAND(0: mask, 1: pass).       |
| 12 | R/W | 0x0 | Gating AHB Clock for NC(0: mask, 1: pass).         |
| 11 | R/W | 0x0 | Gating AHB Clock for SD/MMC3(0: mask, 1: pass).    |
| 10 | R/W | 0x0 | Gating AHB Clock for SD/MMC2(0: mask, 1: pass).    |
| 9  | R/W | 0x0 | Gating AHB Clock for SD/MMC1(0: mask, 1: pass).    |
| 8  | R/W | 0x0 | Gating AHB Clock for SD/MMC0(0: mask, 1: pass).    |
| 7  | R/W | 0x0 | Gating AHB Clock for BIST(0: mask, 1: pass).       |
| 6  | R/W | 0x0 | Gating AHB Clock for DMA(0: mask, 1: pass).        |
| 5  | R/W | 0x0 | Gating AHB Clock for SS(0: mask, 1: pass).         |
| 4  | R/W | 0x0 | Gating AHB Clock for USB OHCI1 (0: mask, 1: pass)  |
| 3  | R/W | 0x0 | Gating AHB Clock for USB EHCI1 (0: mask, 1: pass). |
| 2  | R/W | 0x0 | Gating AHB Clock for USB OHCI0 (0: mask, 1: pass)  |
| 1  | R/W | 0x0 | Gating AHB Clock for USB EHCI0 (0: mask, 1: pass). |
| 0  | R/W | 0x0 | Gating AHB Clock for USB0(0: mask, 1: pass).       |

#### 6.4.17.AHB Module Clock Gating Reg1(Default: 0x00000000)

| Offset: 0x64 |                |                 | Register Name: AHB_GATING_REG1                   |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                                      |
| 31:21        | /              | /               | /  |
| 20           | R/W            | 0x0             | Gating AHB Clock for Mali-400(0: mask, 1: pass). |
| 19           | /              | /               | /  |
| 18           | R/W            | 0x0             | Gating AHB Clock for MP(0: mask, 1: pass).       |



|    |     |     |  |
|----|-----|-----|--|
| 17 | /   | /   | /  |
| 16 | /   | /   | /  |
| 15 | R/W | 0x0 | Gating AHB Clock for DE-FE1(0: mask, 1: pass). |
| 14 | R/W | 0x0 | Gating AHB Clock for DE-FE0(0: mask, 1: pass). |
| 13 | R/W | 0x0 | Gating AHB Clock for DE-BE1(0: mask, 1: pass). |
| 12 | R/W | 0x0 | Gating AHB Clock for DE-BE0(0: mask, 1: pass). |
| 11 | R/W | 0x0 | Gating AHB Clock for HDMI(0: mask, 1: pass).   |
| 10 | /   | /   | /  |
| 9  | R/W | 0x0 | Gating AHB Clock for CSI1(0: mask, 1: pass).   |
| 8  | R/W | 0x0 | Gating AHB Clock for CSI0(0: mask, 1: pass).   |
| 7  | /   | /   | /  |
| 6  | /   | /   | /  |
| 5  | R/W | 0x0 | Gating AHB Clock for LCD1(0: mask, 1: pass).   |
| 4  | R/W | 0x0 | Gating AHB Clock for LCD0(0: mask, 1: pass).   |
| 3  | R/W | 0x0 | Gating AHB Clock for TVE 1(0: mask, 1: pass).  |
| 2  | R/W | 0x0 | Gating AHB Clock for TVE 0(0: mask, 1: pass).  |
| 1  | R/W | 0x0 | Gating AHB Clock for TVD(0: mask, 1: pass).    |
| 0  | R/W | 0x0 | Gating AHB Clock for VE(0: mask, 1: pass).     |

#### 6.4.18.APB0 Module Clock Gating(Default: 0x00000000)

| Offset: 0x68 |                |                 | Register Name: APB0_GATING_REG                                       |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:12        | /              | /               | /  |
| 11           | /              | /               | /  |
| 10           | R/W            | 0x0             | KEYPAD_APB_GATING.<br>Gating APB Clock for Keypad(0: mask, 1: pass). |
| 9            | /              | /               | /  |
| 8            | /              | /               | /  |
| 7            | R/W            | 0x0             | IR1_APB_GATING.<br>Gating APB Clock for IR1(0: mask, 1: pass).       |
| 6            | R/W            | 0x0             | IR0_APB_GATING.<br>Gating APB Clock for IR0(0: mask, 1: pass).       |
| 5            | R/W            | 0x0             | PIO_APB_GATING.<br>Gating APB Clock for PIO(0: mask, 1: pass).       |
| 4            | /              | /               | /  |
| 3            | R/W            | 0x0             | IIS_APB_GATING.<br>Gating APB Clock for IIS(0: mask, 1: pass).       |
| 2            | R/W            | 0x0             | AC97_APB_GATING.<br>Gating APB Clock for AC97(0: mask, 1: pass).     |
| 1            | R/W            | 0x0             | NC   |



|   |     |     |   |
|---|-----|-----|---|
| 0 | R/W | 0x0 | CODEC_APB_GATING.<br>Gating APB Clock for Audio CODEC (0: mask, 1: pass). |
|---|-----|-----|---|

#### 6.4.19.APB1 Module Clock Gating(Default: 0x00000000)

| Offset: 0x6C |                |                 | Register Name: APB1_GATING_REG                                     |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:24        | /              | /               | /  |
| 23           | R/W            | 0x0             | UART7_APB_GATING.<br>Gating APB Clock for UART7(0: mask, 1: pass). |
| 22           | R/W            | 0x0             | UART6_APB_GATING.<br>Gating APB Clock for UART6(0: mask, 1: pass). |
| 21           | R/W            | 0x0             | UART5_APB_GATING.<br>Gating APB Clock for UART5(0: mask, 1: pass). |
| 20           | R/W            | 0x0             | UART4_APB_GATING.<br>Gating APB Clock for UART4(0: mask, 1: pass). |
| 19           | R/W            | 0x0             | UART3_APB_GATING.<br>Gating APB Clock for UART3(0: mask, 1: pass). |
| 18           | R/W            | 0x0             | UART2_APB_GATING.<br>Gating APB Clock for UART2(0: mask, 1: pass). |
| 17           | R/W            | 0x0             | UART1_APB_GATING.<br>Gating APB Clock for UART1(0: mask, 1: pass). |
| 16           | R/W            | 0x0             | UART0_APB_GATING.<br>Gating APB Clock for UART0(0: mask, 1: pass). |
| 15:8         | /              | /               | /  |
| 7            | R/W            | 0x0             | PS21_APB_GATING.<br>Gating APB Clock for PS2-1(0: mask, 1: pass).  |
| 6            | R/W            | 0x0             | PS20_APB_GATING.<br>Gating APB Clock for PS2-0(0: mask, 1: pass).  |
| 5            | R/W            | 0x0             | SCR_APB_GATING.<br>Gating APB Clock for SCR(0: mask, 1: pass).     |
| 4            | R/W            | 0x0             | CAN_APB_GATING.<br>Gating APB Clock for CAN(0: mask, 1: pass).     |
| 3            | /              | /               | /  |
| 2            | R/W            | 0x0             | TWI2_APB_GATING.<br>Gating APB Clock for TWI2(0: mask, 1: pass).   |
| 1            | R/W            | 0x0             | TWI1_APB_GATING.<br>Gating APB Clock for TWI1(0: mask, 1: pass).   |
| 0            | R/W            | 0x0             | TWI0_APB_GATING.<br>Gating APB Clock for TWI0(0: mask, 1: pass).   |

**6.4.20.NAND Clock(Default: 0x00000000)**

| Offset: 0x80 |                |                 | Register Name: NAND_SCLK_CFG_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /              | /               | /   |
| 25:24        | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /              | /               | /   |
| 17:16        | R/W            | 0x0             | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2 <sup>n</sup> . The divider is 1/2/4/8.                    |
| 15:4         | /              | /               | /   |
| 3:0          | R/W            | 0x0             | CLK_DIV_RATIO_M<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                                    |

Note: In application, the module clock frequency always switches off.

**6.4.21.SD/MMC 0 Clock(Default: 0x00000000)**

| Offset: 0x88 |                |                 | Register Name: SD0_CLK_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /              | /               | /   |
| 25:24        | R/W            | 0x0             | CLK_SRC_SEL.  |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /   |
| 23:18 | /   | /   | /  |
| 17:16 | R/W | 0x0 | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8. |
| 15:4  | /   | /   | /  |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.    |

#### 6.4.22.SD/MMC 1 Clock(Default: 0x00000000)

| Offset: 0x8C |                |                 | Register Name: SD1_CLK_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /              | /               | /   |
| 25:24        | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /              | /               | /   |
| 17:16        | R/W            | 0x0             | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8.                                |
| 15:4         | /              | /               | /   |
| 3:0          | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1  |



|  |  |  |        |
|--|--|--|--------|
|  |  |  | to 16. |
|--|--|--|--------|

### 6.4.23.SD/MMC 2 Clock(Default: 0x00000000)

| Offset: 0x90 |            |             | Register Name: SD2_CLK_REG  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /          | /           | /   |
| 25:24        | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /          | /           | /   |
| 17:16        | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8.                                |
| 15:4         | /          | /           | /   |
| 3:0          | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                                   |

### 6.4.24.SD/MMC 3 Clock(Default: 0x00000000)

| Offset: 0x94 |            |             | Register Name: SD3_CLK_REG  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /          | /           | /   |
| 25:24        | R/W        | 0x0         | CLK_SRC_SEL.  |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /   |
| 23:18 | /   | /   | /  |
| 17:16 | R/W | 0x0 | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8. |
| 15:4  | /   | /   | /  |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.    |

#### 6.4.25. TS Clock(Default: 0x00000000)

| Offset: 0x98 |                |                 | Register Name: TS_CLK_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /              | /               | /   |
| 25:24        | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /              | /               | /   |
| 17:16        | R/W            | 0x0             | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8.                                |
| 15:4         | /              | /               | /   |
| 3:0          | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1  |



|  |  |  |        |
|--|--|--|--------|
|  |  |  | to 16. |
|--|--|--|--------|

#### 6.4.26.SS Clock(Default: 0x00000000)

| Offset: 0x9C |                |                 | Register Name: SS_CLK_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /              | /               | /   |
| 25:24        | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /              | /               | /   |
| 17:16        | R/W            | 0x0             | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2 <sup>n</sup> . The divider is 1/2/4/8.                    |
| 15:4         | /              | /               | /   |
| 3:0          | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                                   |

#### 6.4.27.SPI0 Clock(Default: 0x00000000)

| Offset: 0xA0 |                |                 | Register Name: SPI0_CLK_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /              | /               | /   |
| 25:24        | R/W            | 0x0             | CLK_SRC_SEL.  |





|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /   |
| 23:18 | /   | /   | /  |
| 17:16 | R/W | 0x0 | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8. |
| 15:4  | /   | /   | /  |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.    |

#### 6.4.28.SPI1 Clock(Default: 0x00000000)

| Offset: 0xA4 |            |             | Register Name: SPI1_CLK_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /          | /           | /   |
| 25:24        | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /          | /           | /   |
| 17:16        | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8.                                |
| 15:4         | /          | /           | /   |
| 3:0          | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to                                       |



|  |  |  |     |
|--|--|--|-----|
|  |  |  | 16. |
|--|--|--|-----|

### 6.4.29.SPI2 Clock(Default: 0x00000000)

| Offset: 0xA8 |            |             | Register Name: SPI2_CLK_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /          | /           | /   |
| 25:24        | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /          | /           | /   |
| 17:16        | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2 <sup>n</sup> . The divider is 1/2/4/8.                    |
| 15:4         | /          | /           | /   |
| 3:0          | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                                   |

### 6.4.30.IR 0 Clock(Default: 0x00000000)

| Offset: 0xB0 |            |             | Register Name: IR0_CLK_REG  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 100MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /          | /           | /   |
| 25:24        | R/W        | 0x0         | CLK_SRC_SEL.  |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /   |
| 23:18 | /   | /   | /  |
| 17:16 | R/W | 0x0 | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8. |
| 15:4  | /   | /   | /  |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.    |

### 6.4.31.IR1 Clock(Default: 0x00000000)

| Offset: 0xB4 |                |                 | Register Name: IR1_CLK_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 100MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /              | /               | /   |
| 25:24        | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /              | /               | /   |
| 17:16        | R/W            | 0x0             | CLK_DIV_RATIO.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8.                                  |
| 15:4         | /              | /               | /   |
| 3:0          | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to                                       |



|  |  |  |     |
|--|--|--|-----|
|  |  |  | 16. |
|--|--|--|-----|

### 6.4.32.IIS Clock(Default: 0x00000000)

| Offset: 0xB8 |                |                 | Register Name: IIS_CLK_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 100MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N. |
| 30:25        | /              | /               | /   |
| 24           | /              | /               | /   |
| 23:18        | /              | /               | /   |
| 17:16        | R/W            | 0x0             | CLK_SRC_SEL<br>00:PLL2(8X)<br>01:PLL2(4X)<br>10:PLL2(2X)<br>11:PLL2(1X)   |
| 15:4         | /              | /               | /   |
| 3:0          | /              | /               | /   |

### 6.4.33.AC97 Clock(Default: 0x00030000)

| Offset: 0xBC |                |                 | Register Name: AC97_CLK_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 100MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N. |
| 30:25        | /              | /               | /   |
| 24           | /              | /               | /   |
| 23:18        | /              | /               | /   |
| 17:16        | R/W            | 0x3             | CLK_SRC_SEL<br>00:PLL2(8X)<br>01:PLL2(4X)<br>10:PLL2(2X)<br>11:PLL2(1X)   |



|      |   |   |   |
|------|---|---|---|
| 15:4 | / | / | / |
| 3:0  | / | / | / |

#### 6.4.34. Keypad Clock(Default: 0x0000001F)

| Offset: 0xC4 |            |             | Register Name: KEYPAD_CLK_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 100MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /          | /           | /   |
| 25:24        | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>0: OSC24M<br>1: /<br>2: LOSC clock (32KHz)<br>3: /   |
| 23:18        | /          | /           | /   |
| 17:16        | R/W        | 0x0         | CLK_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2^n. The divider is 1/2/4/8.                                    |
| 15:5         | /          | /           | /   |
| 4:0          | R/W        | 0x1f        | CLK_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 32.                                       |

#### 6.4.35. NC Clock(Default: 0x00000000)

| Offset: 0xC8 |            |             | Register Name: NC   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON |
| 30:25        | /          | /           | /   |
| 24           | R/W        | 0x0         | CLK_SRC_GATING.   |



|       |   |   |  |
|-------|---|---|--|
|       |   |   | Clock Source Select<br>0: PLL6 for NC(100MHz)<br>1: External Clock |
| 23:18 | / | / | /  |
| 17:16 | / | / | /  |
| 15:5  | / | / | /  |
| 4:0   | / | / | /  |

### 6.4.36.USB Clock(Default: 0x00000000)

| Offset: 0xCC |                |                 | Register Name: USB_CLK_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31:10        | /              | /               | /   |
| 9            | /              | /               | /   |
| 8            | R/W            | 0x0             | SCLK_GATING_USBPHY.<br>Gating Special Clock for USB PHY0/1/2<br>0: Clock is OFF<br>1: Clock is ON |
| 7            | R/W            | 0x0             | SCLK_GATING_OHCI1.<br>Gating Special Clock for OHCI1<br>0: Clock is OFF<br>1: Clock is ON         |
| 6            | R/W            | 0x0             | SCLK_GATING_OHCI0.<br>Gating Special Clock for OHCI0<br>0: Clock is OFF<br>1: Clock is ON         |
| 5:3          | /              | /               | /   |
| 2            | R/W            | 0x0             | USBPHY2_RST.<br>USB PHY2 Reset Control<br>0: Reset valid<br>1: Reset invalid                      |
| 1            | R/W            | 0x0             | USBPHY1_RST.<br>USB PHY1 Reset Control<br>0: Reset valid<br>1: Reset invalid                      |
| 0            | R/W            | 0x0             | USBPHY0_RST.<br>USB PHY0 Reset Control<br>0: Reset valid<br>1: Reset invalid                      |

**6.4.37.SPI3 Clock(Default: 0x00000000)**

| Offset: 0xD4 |            |             | Register Name: SPI3_CLK_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider N/Divider M. |
| 30:26        | /          | /           | /   |
| 25:24        | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>00: OSC24M<br>01: PLL6<br>10: PLL5<br>11: /  |
| 23:18        | /          | /           | /   |
| 17:16        | R/W        | 0x0         | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (n)<br>The select clock source is pre-divided by 2 <sup>n</sup> . The divider is 1/2/4/8.                    |
| 15:4         | /          | /           | /   |
| 3:0          | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                                   |

**6.4.38.DRAM CLK(Default: 0x00000000)**

| Offset: 0x100 |            |             | Register Name: DRAM_CLK_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31            | /          | /           | /  |
| 30            | /          | /           | /  |
| 29            | R/W        | 0x0         | ACE_DCLK_GATING.<br>Gating DRAM Clock for ACE(0: mask, 1: pass).     |
| 28            | R/W        | 0x0         | DE_MP_DCLK_GATING.<br>Gating DRAM Clock for DE_MP(0: mask, 1: pass). |
| 27            | R/W        | 0x0         | BE1_DCLK_GATING.<br>Gating DRAM Clock for DE_BE1(0: mask, 1: pass).  |



|       |     |     |   |
|-------|-----|-----|---|
| 26    | R/W | 0x0 | BE0_DCLK_GATING<br>Gating DRAM Clock for DE_BE0(0: mask, 1: pass).  |
| 25    | R/W | 0x0 | FE0_DCLK_GATING<br>Gating DRAM Clock for DE_FE1(0: mask, 1: pass).  |
| 24    | R/W | 0x0 | FE1_DCLK_GATING<br>Gating DRAM Clock for DE_FE0(0: mask, 1: pass).  |
| 23:16 | /   | /   | /   |
| 15    | R/W | 0x0 | DCLK_OUT_EN.<br>DRAM Clock Output Enable(0: disable, 1: enable)     |
| 14:7  | /   | /   | /   |
| 6     | R/W | 0x0 | TVE1_DCLK_GATING.<br>Gating DRAM Clock for TVE 1(0: mask, 1: pass). |
| 5     | R/W | 0x0 | TVE0_DCLK_GATING.<br>Gating DRAM Clock for TVE 0(0: mask, 1: pass). |
| 4     | R/W | 0x0 | TVD_DCLK_GATING.<br>Gating DRAM Clock for TVD(0: mask, 1: pass).    |
| 3     | R/W | 0x0 | TS_DCLK_GATING.<br>Gating DRAM Clock for TS(0: mask, 1: pass).      |
| 2     | R/W | 0x0 | CSI1_DCLK_GATING.<br>Gating DRAM Clock for CSI1(0: mask, 1: pass).  |
| 1     | R/W | 0x0 | CSI0_DCLK_GATING.<br>Gating DRAM Clock for CSI0(0: mask, 1: pass).  |
| 0     | R/W | 0x0 | VE_DCLK_GATING.<br>Gating DRAM Clock for VE(0: mask, 1: pass).      |

### 6.4.39.DE-BE 0 Clock(Default: 0x00000000)

| Offset: 0x104 |                |                 | Register Name: BE0_SCLK_CFG_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30            | R/W            | 0x0             | BE0_RST.<br>0: reset valid, 1: reset invalid.   |
| 29:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3<br>01: PLL7   |





|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | 10: PLL5<br>11: /   |
| 23:18 | /   | /   | /   |
| 17:16 | /   | /   | /   |
| 15:4  | /   | /   | /   |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16. |

#### 6.4.40.DE-BE 1 Clock(Default: 0x00000000)

| Offset: 0x108 |                |                 | Register Name: BE1_CLK_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30            | R/W            | 0x0             | BE1_RST.<br>DE-BE1 Reset.<br>0: reset valid, 1: reset invalid.  |
| 29:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3<br>01: PLL7<br>10: PLL5<br>11: /  |
| 23:18         | /              | /               | /   |
| 17:16         | /              | /               | /   |
| 15:4          | /              | /               | /   |
| 3:0           | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.     |

#### 6.4.41.DE-FE 0 Clock(Default: 0x00000000)

| Offset: 0x10C |                |                 | Register Name: FE0_CLK_REG |
|---------------|----------------|-----------------|----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                |



|       | Write | /Hex |   |
|-------|-------|------|---|
| 31    | R/W   | 0x0  | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30    | R/W   | 0x0  | FE0_RST.<br>DE-FE0 Reset.<br>0: reset valid, 1: reset invalid.  |
| 29:26 | /     | /    | /   |
| 25:24 | R/W   | 0x0  | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3<br>01: PLL7<br>10: PLL5<br>11: /  |
| 23:18 | /     | /    | /   |
| 17:16 | /     | /    | /   |
| 15:4  | /     | /    | /   |
| 3:0   | R/W   | 0x0  | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.     |

#### 6.4.42.DE-FE 1 Clock(Default: 0x00000000)

| Offset: 0x110 |                |                 | Register Name: FE1_CLK_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30            | R/W            | 0x0             | FE1_RST.<br>DE-FE1 Reset.<br>0: reset valid, 1: reset invalid.  |
| 29:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3<br>01: PLL7   |



|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | 10: PLL5<br>11: /   |
| 23:18 | /   | /   | /   |
| 17:16 | /   | /   | /   |
| 15:4  | /   | /   | /   |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16. |

#### 6.4.43.DE-MP Clock(Default: 0x00000000)

| Offset: 0x114 |                |                 | Register Name: MP_CLK_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30            | R/W            | 0x0             | MP_RST.<br>DE-MP Reset.<br>0: reset valid, 1: reset invalid.  |
| 29:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3<br>01: PLL7<br>10: PLL5<br>11: /  |
| 23:18         | /              | /               | /   |
| 17:16         | /              | /               | /   |
| 15:4          | /              | /               | /   |
| 3:0           | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.     |

#### 6.4.44.LCD 0 CH0 Clock(Default: 0x00000000)

| Offset: 0x118 |                |                 | Register Name: LCD0_CH0_CLK_REG |
|---------------|----------------|-----------------|---------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                     |



|       | Write | /Hex |  |
|-------|-------|------|--|
| 31    | R/W   | 0x0  | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source |
| 30    | R/W   | 0x0  | LCD0_RST.<br>LCD0 Reset.<br>0: reset valid, 1: reset invalid.  |
| 29:26 | /     | /    | /  |
| 25:24 | R/W   | 0x0  | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3(1X)<br>01: PLL7(1X)<br>10: PLL3(2X)<br>11: PLL7(2X)            |
| 23:18 | /     | /    | /  |
| 17:16 | /     | /    | /  |
| 15:4  | /     | /    | /  |
| 3:0   | /     | /    | /  |

#### 6.4.45.LCD 1 CH0 Clock(Default: 0x00000000)

| Offset: 0x11C |                |                 | Register Name: LCD1_CH0_CLK_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source |
| 30            | R/W            | 0x0             | LCD1_RST.<br>LCD1 Reset.<br>0: reset valid, 1: reset invalid.  |
| 29:26         | /              | /               | /  |
| 25:24         | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3(1X)<br>01: PLL7(1X)<br>10: PLL3(2X)<br>11: PLL7(2X)            |
| 23:18         | /              | /               | /  |



|       |   |   |   |
|-------|---|---|---|
| 17:16 | / | / | / |
| 15:4  | / | / | / |
| 3:0   | / | / | / |

**6.4.46.CSI-ISP(Default: 0x00000000)**

| Offset: 0x120 |            |             | Register Name: CSI_ISP_CLK_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30:26         | /          | /           | /   |
| 25:24         | R/W        | 0x0         | SCLK2_SRC_SEL.<br>Special Clock 2 Source Select<br>00: PLL3(1X)<br>01: PLL4<br>10: PLL5<br>11: PLL6                       |
| 23:4          | /          | /           | /   |
| 3:0           | R/W        | 0x0         | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.     |

**6.4.47.TVD Clock(Default: 0x00000000)**

| Offset: 0x128 |            |             | Register Name: TVD_CLK_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0x0         | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source. |
| 30:25         | /          | /           | /   |
| 24            | R/W        | 0x0         | CLK_SRC_SEL.<br>Clock Source Select<br>0: PLL3<br>1: PLL7   |



|       |   |   |   |
|-------|---|---|---|
| 23:18 | / | / | / |
| 17:16 | / | / | / |
| 15:4  | / | / | / |
| 3:0   | / | / | / |

#### 6.4.48.LCD 0 CH1 Clock(Default: 0x00000000)

| Offset: 0x12C |                |                 | Register Name: LCD0_CH1_CLK_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK2_GATING.<br>Gating Special Clock 2<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock 2= Special Clock 2 Source/Divider M. |
| 30:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | SCLK2_SEL.<br>Special Clock 2 Source Select<br>00: PLL3(1X)<br>01: PLL7(1X)<br>10: PLL3(2X)<br>11: PLL7(2X)                             |
| 23:18         | /              | /               | /   |
| 17:16         | /              | /               | /   |
| 15            | R/W            | 0x0             | SCLK1_GATING.<br>Gating Special Clock 1<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock 1= Special Clock 1 Source.           |
| 14:12         | /              | /               | /   |
| 11            | R/W            | 0               | SCLK1_SRC_SEL.<br>Special Clock 1 Source Select.<br>0: Special Clock 2<br>1: Speical Clock 2 divide by 2                                |
| 10:4          | /              | /               | /   |
| 3:0           | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                   |

**6.4.49.LCD 1 CH1 Clock(Default: 0x00000000)**

| Offset: 0x130 |                |                 | Register Name: LCD1_CH1_CLK_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK2_GATING.<br>Gating Special Clock 2<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock 2= Special Clock 2 Source/Divider M. |
| 30:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | SCLK2_SRC_SEL.<br>Special Clock 2 Source Select<br>00: PLL3(1X)<br>01: PLL7(1X)<br>10: PLL3(2X)<br>11: PLL7(2X)                         |
| 23:18         | /              | /               | /   |
| 17:16         | /              | /               | /   |
| 15            | R/W            | 0x0             | SCLK1_GATING.<br>Gating Special Clock 1<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock 1= Special Clock 1 Source.           |
| 14:12         | /              | /               | /   |
| 11            | R/W            | 0x0             | SCLK1_SRC_SEL.<br>Special Clock 1 Source Select.<br>0: Special Clock 2<br>1: Speical Clock 2 divide by 2                                |
| 10:4          | /              | /               | /   |
| 3:0           | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                   |

**6.4.50.CSI 0 Clock(Default: 0x00000000)**

| Offset: 0x134 |                |                 | Register Name: CSI0_CLK_REG |
|---------------|----------------|-----------------|-----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                 |
| 31            | R/W            | 0x0             | SCLK_GATING.                |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M.  |
| 30    | R/W | 0x0 | CSI0_RST.<br>CSI0 Reset.<br>0: reset valid, 1: reset invalid.  |
| 29:27 | /   | /   | /  |
| 26:24 | R/W | 0x0 | CLK_SRC_SEL.<br>Clock Source Select<br>000: OSC24M<br>001: PLL3(1X)<br>010: PLL7(1X)<br>011: /<br>100: /<br>101: PLL3(2X)<br>110: PLL7(2X)<br>111: / |
| 23:18 | /   | /   | /  |
| 17:16 | /   | /   | /  |
| 15:5  | /   | /   | /  |
| 4:0   | /   | /   | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 32.                                |

#### 6.4.51.CSI 1 Clock(Default: 0x00000000)

| Offset: 0x138 |                |                 | Register Name: CSI1_CLK_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30            | R/W            | 0x0             | CSI1_RST.<br>CSI1 Reset.<br>0: reset valid, 1: reset invalid.   |
| 29:27         | /              | /               | /   |
| 26:24         | R/W            | 0x0             | Clock Source Select<br>000: OSC24M  |





|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | 001: PLL3(1X)<br>010: PLL7(1X)<br>011: /<br>100: /<br>101: PLL3(2X)<br>110: PLL7(2X)<br>111: /                        |
| 23:18 | /   | /   | /   |
| 17:16 | /   | /   | /   |
| 15:5  | /   | /   | /   |
| 4:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 32. |

#### 6.4.52.VE Clock(Default: 0x00000000)

| Offset: 0x13C |                |                 | Register Name: VE_CLK_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating the Special clock for VE(0: mask, 1: pass).<br>Its clock source is the PLL4 output.<br>This special clock = Clock Source/Divider N. |
| 30:19         | /              | /               | /  |
| 18:16         | R/W            | 0x0             | CLK_DIV_RATIO_N.<br>Clock pre-divide ratio (N)<br>The select clock source is pre-divided by n+1. The divider is from 1 to 8.                               |
| 15:1          | /              | /               | /  |
| 0             | R/W            | 0x0             | VE_RST.<br>VE Reset.<br>0: reset valid, 1: reset invalid.  |

#### 6.4.53.Audio Codec Clock(Default: 0x00000000)

| Offset: 0x140 |                |                 | Register Name: AUDIO_CODEC_CLK_REG                      |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF |



|       |   |   |   |
|-------|---|---|---|
|       |   |   | 1: Clock is ON<br>This special clock = PLL2 output. |
| 30:26 | / | / | /   |
| 25:24 | / | / | /   |
| 23:18 | / | / | /   |
| 17:16 | / | / | /   |
| 15:4  | / | / | /   |
| 3:0   | / | / | /   |

#### 6.4.54.AVS Clock(Default: 0x00000000)

| Offset: 0x144 |                |                 | Register Name: AVS_CLK_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = OSC24M. |
| 30:26         | /              | /               | /   |
| 25:24         | /              | /               | /   |
| 23:18         | /              | /               | /   |
| 17:16         | /              | /               | /   |
| 15:4          | /              | /               | /   |
| 3:0           | /              | /               | /   |

#### 6.4.55.ACE Clock(Default: 0x00000000)

| Offset: 0x148 |                |                 | Register Name: ACE_CLK_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 200MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30:25         | /              | /               | /   |
| 24            | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>0: PLL4<br>1: PLL5   |



|       |     |     |   |
|-------|-----|-----|---|
| 23:17 | /   | /   | /   |
| 16    | R/W | 0x0 | ACE_RST.<br>ACE Reset.<br>0: reset valid, 1: reset invalid  |
| 15:4  | /   | /   | /   |
| 3:0   | R/W | 0x0 | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16. |

#### 6.4.56.LVDS Clock(Default: 0x00000000)

| Offset: 0x14C |                |                 | Register Name:LVDS_CLK_REG                                    |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:1          | /              | /               | /   |
| 0             | R/W            | 0x0             | LVDS_RST.<br>LVDS reset.<br>0: reset valid, 1: reset invalid. |

#### 6.4.57.HDMI Clock(Default: 0x00000000)

| Offset: 0x150 |                |                 | Register Name: HDMI_CLK_REG.  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/ Divider M |
| 30:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3(1X)<br>01: PLL7(1X)<br>10: PLL3(2X)<br>11: PLL7(2X)                       |
| 23:4          | /              | /               | /   |
| 3:0           | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.     |

**6.4.58.Mali400 Clock(Default: 0x00000000)**

| Offset: 0x154 |                |                 | Register Name: MALI400_CLK_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0x0             | SCLK_GATING.<br>Gating Special Clock(Max Clock = 381MHz)<br>0: Clock is OFF<br>1: Clock is ON<br>This special clock = Clock Source/Divider M. |
| 30            | R/W            | 0x0             | MALI400_RST.<br>Mali400 Reset.<br>0: reset valid, 1: reset invalid  |
| 29:26         | /              | /               | /   |
| 25:24         | R/W            | 0x0             | CLK_SRC_SEL.<br>Clock Source Select<br>00: PLL3<br>01: PLL4<br>10: PLL5<br>11: PLL7.  |
| 23:18         | /              | /               | /   |
| 17:16         | /              | /               | /   |
| 15:4          | /              | /               | /   |
| 3:0           | R/W            | 0x0             | CLK_DIV_RATIO_M.<br>Clock divide ratio (m)<br>The pre-divided clock is divided by (m+1). The divider is from 1 to 16.                         |

## 7. System Control

### 7.1. Overview

A10 embeds a high-speed SRAM which has been split into five segments. See detailed memory mapping in following table:

| Area      | Address                | Size(Bytes) |
|-----------|------------------------|-------------|
| <b>A1</b> | 0x00000000--0x00003FFF | 16K         |
| <b>A2</b> | 0x00004000--0x00007FFF | 16K         |
| <b>A3</b> | 0x00008000--0x0000B3FF | 13K         |



|                      |                        |      |
|----------------------|------------------------|------|
| <b>A4</b>            | 0x0000B400--0x0000BFFF | 3K   |
| <b>C1</b>            | 0x01D00000-0x01D7FFFF  | VE   |
| <b>C2</b>            | 0x01D80000-0x01D9FFFF  | ACE  |
| <b>C3</b>            | 0x01DC0000-0x01DCFFFF  | ISP  |
| <b>NAND</b>          |                        | 2K   |
| <b>D( USB )</b>      | 0x00010000—0x00010FFF  | 4K   |
| <b>B(Secure RAM)</b> | 0x00020000--0x0002FFFF | 64K  |
| <b>CPU I-Cache</b>   |                        | 32K  |
| <b>CPU D-Cache</b>   |                        | 32K  |
| <b>CPU L2 Cache</b>  |                        | 256K |

## 7.2. System Control Register List

| Module Name | Base Address |
|-------------|--------------|
| SRAM        | 0x01C00000   |

| Register Name         | Offset | Description             |
|-----------------------|--------|-------------------------|
| <b>SRAM_CTRL_REG0</b> | 0x0000 | SRAM Control Register 0 |
| <b>SRAM_CTRL_REG1</b> | 0x0004 | SRAM Control Register 1 |

## 7.3. System Control Register

### 7.3.1. SRAM Control Register 0(Default: 0x7FFFFFFF)

| Offset: 0x00 |            |             | Register Name: SRAM_CTRL_REG0   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | /          | /           | /   |
| 30:0         | R/W        | 0x7fffff    | SRAM_C1_MAP.<br>SRAM Area C1 50K Bytes Configuration by AHB.<br>0: map to CPU/DMA<br>1: map to VE |

### 7.3.2. SRAM Control Register 1(Default: 0x00001300)

| Offset: 0x04 |            |             | Register Name: SRAM_CTRL_REG1 |
|--------------|------------|-------------|-------------------------------|
| Bit          | Read/Write | Default/Hex | Description                   |
| 31           | R/W        | 0x0         | BIST_NDMA_CTRL_SEL.           |



|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | Bist and Normal DMA control select.<br>0: N-DMA, 1: Bist.   |
| 30:20 | /   | /   | /   |
| 19    | /   | /   | Reserved  |
| 18    | /   | /   | Reserved  |
| 17    | /   | /   | Reserved  |
| 16    | /   | /   | Reserved  |
| 15:13 | /   | /   | /   |
| 12    | R/W | 0x1 | SRAM_C3_MAP.<br>SRAM C3 map config.<br>0: map to CPU/BIST<br>1: map to ISP                                    |
| 11:10 | /   | /   | /   |
| 9:8   | R/W | 0x3 | SRAM_C2_MAP.<br>SRAM C2 map config.<br>0: map to CPU/BIST<br>1: map to AE<br>2: map to CE<br>3: map to ACE    |
| 7:6   | /   | /   | /   |
| 5:4   | R/W | 0x0 | SRAM_A3_A4_MAP.<br>SRAM Area A3/A4 Configuration by AHB.<br>00: map to CPU/DMA<br>01: map to EMAC<br>10/11: / |
| 3:1   | /   | /   | /   |
| 0     | R/W | 0x0 | SRAMD_MAP.<br>SRAM D Area Config.<br>0: map to CPU/DMA<br>1: map to USB0                                      |



## 8. TrustZone Protection Controller Unit

### 8.1. Overview

The TZPC provides a software interface to the protection bits in a secure system in a TrustZone design. It provides system flexibility that enables to configure different areas of memory as secure or non-secure.

### 8.2. TZPC Configuration

The following table shows the configurable region

| Register           | Bit | TZPC0       | TZPC1       | TZPC2       |
|--------------------|-----|-------------|-------------|-------------|
|                    |     | Module Name | Module Name | Module Name |
| <b>TZPCDECPOR0</b> | [0] | INTC        | /           | /           |
|                    | [1] | RTC&ALARM   | /           | /           |
|                    | [2] | /           | /           | /           |
|                    | [3] | /           | /           | /           |
|                    | [4] | /           | /           | /           |
|                    | [5] | /           | /           | /           |
|                    | [6] | /           | /           | /           |
|                    | [7] | /           | /           | /           |

### 8.3. TZPC Register List

| Module Name | Base Address |
|-------------|--------------|
| TZPC        | 0x01C23400   |

| Register Name               | Offset | Description              |
|-----------------------------|--------|--------------------------|
| <b>TZPC_R0SIZE_REG</b>      | 0x0000 | TZPC R0SIZE register     |
| <b>TZPC_DECPOR0_STA_REG</b> | 0x0004 | TZPC Decode Port0 Status |
| <b>TZPC_DECPOR0_SET_REG</b> | 0x0008 | TZPC Decode Port0 Set    |
| <b>TZPC_DECPOR0_CLR_REG</b> | 0x000C | TZPC Decode Port0 Clear  |
| <b>CPU_CTRL_REG</b>         | 0x0020 | CPU Control Register     |



## 8.4. TZPC Register

### 8.4.1. TZPC R0SIZE Register(Default : 0x00000010)

| Offset: 0x00 |                |                 | Register Name: TZPC_R0SIZE_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:10        | /              | /               | /  |
| 9:0          | R              | 0x10            | SEC_RAM_SIZE.<br>Secure RAM region size in 4KB step.<br>0x000: = no secure region<br>0x001: = 4KB secure region<br>0x002: = 8KB secure region<br>0x003: = 12KB secure region<br>0x004: = 16KB secure region<br>0x005: = 20KB secure region<br>.....<br>0x010: = 64KB secure region<br>.....<br>0x1FF: = 2044KB secure region<br>0x200 or above sets the entire RAM to secure regardless of size. |

### 8.4.2. TZPC DECPORT0 Status Register(Default : 0x00000000)

| Offset: 0x04 |                |                 | Register Name: TZPC_DECPORT0_STA_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:8         | /              | /               | /  |
| 7:0          | R              | 0x0             | STA_DEC_PROT_OUT.<br>Show the status of the decode protection output:<br>0: = Decode region corresponding to the bit is secure<br>1: = Decode region corresponding to the bit is non-secure.<br>There is one bit of the register for each protection output. |

### 8.4.3. TZPC DECPORT0 Set Register(Default : 0x00000000)

| Offset: 0x08 |                |                 | Register Name: TZPC_DECPORT0_SET_REG |
|--------------|----------------|-----------------|--------------------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                          |
| 31:8         | /              | /               | /                                    |





|     |     |     |  |
|-----|-----|-----|--|
| 7:0 | R/W | 0x0 | SET_DEC_PORT_OUT.<br>Sets the corresponding decode protection output:<br>0: = No effect<br>1: = Set decode region to non-secure.<br>There is one bit of the register for each protection output. |
|-----|-----|-----|--|

#### 8.4.4. TZPC DECPORT0Clear Register(Default : 0x00000000)

| Offset: 0x0C |            |             | Register Name: TZPC_DECPORT0_CLR_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:8         | /          | /           | /  |
| 7:0          | R/W        | 0x0         | CLR_DEC_PROT_OUT.<br>Clears the corresponding decode protection output:<br>0: = No effect<br>1: = Set decode region to secure.<br>There is one bit of the register for each protection output. |

#### 8.4.5. CPU Control Register(Default :0x00000002)

| Offset: 0x20 |            |             | Register Name: CPU_CTRL_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7:1          | /          | /           | Reserved  |
| 0            | R/W        | 0x0         | CP15SDISABLE.<br>Disable write access to certain CP15 registers.<br>0: enable<br>1: disable |



## 9. Pulse Width Modulator

### 9.1. Overview

The output of the PWM is a toggling signal whose frequency and duty cycle can be modulated by its programmable registers. Each channel has a dedicated internal 16-bit up counter. If the counter reaches the value stored in the channel period register, it will reset. At the beginning of a count period cycle, the PWMOUT is set to active state and counts from 0x0000.

The PWM divider divides the clock (24MHz) by 1-4096 according to the pre-scalar bits in the PWM control register.

In PWM cycle mode, the output will be a square waveform, and the frequency is set to the period register. In PWM pulse mode, the output will be either a positive pulse or a negative pulse.

### 9.2. PWM Register List

| Module Name | Base Address |
|-------------|--------------|
| PWM         | 0x01C20C00   |

| Register Name  | Offset | Description                   |
|----------------|--------|-------------------------------|
| PWM_CTRL_REG   | 0x0200 | PWM Control Register          |
| PWM_CH0_PERIOD | 0x0204 | PWM Channel 0 Period Register |
| PWM_CH1_PERIOD | 0x0208 | PWM Channel 1 Period Register |

### 9.3. PWM Register Description

#### 9.3.1. PWM Control Register (Default: 0x00000000)

| Offset: 0x200 |                |                 | Register Name: PWM_CTRL_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:24         | /              | /               | /   |
| 23            | R/W            | 0x0             | PWM_CH1_PULSE_OUT_START.<br>PWM Channel 1 pulse output start.<br>0: no effect, 1: output 1 pulse. |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | The pulse width should be according to the period 1 register[15:0],and the pulse state should be according to the active state.<br>After the pulse is finished, the bit will be cleared automatically.   |
| 22    | R/W | 0x0 | PWM_CH1_MODE.<br>PWM Channel 1 mode.<br>0: cycle mode, 1: pulse mode.  |
| 21    | R/W | 0x0 | PWM_CH1_CLK_GATING<br>Gating the Special Clock for PWM1(0: mask, 1: pass).   |
| 20    | R/W | 0x0 | PWM_CH1_ACT_STATE.<br>PWM Channel 1 Active State.<br>0: Low Level, 1: High Level.  |
| 19    | R/W | 0x0 | PWM_CH1_EN.<br>PWM Channel 1 Enable.<br>0: Disable, 1: Enable.   |
| 18:15 | R/W | 0x0 | PWM_CH1_PRESCAL.<br>PWM Channel 1 Prescalar.<br>These bits should be setting before the PWM Channel 1 clock gate on.<br>0000: /120<br>0001: /180<br>0010: /240<br>0011: /360<br>0100: /480<br>0101: /<br>0110: /<br>0111: /<br>1000: /12k<br>1001: /24k<br>1010: /36k<br>1011: /48k<br>1100: /72k<br>1101: /<br>1110: /<br>1111: / |
| 14:9  | /   | /   | /  |
| 8     | R/W | 0x0 | PWM_CH0_PUL_START.<br>PWM Channel 0 pulse output start.<br>0: no effect, 1: output 1 pulse.<br>The pulse width should be according to the period 0 register[15:0],and the pulse state should be according to the active state.<br>After the pulse is finished,the bit will be cleared automatically.                               |
| 7     | R/W | 0x0 | PWM_CHANNEL0_MODE.<br>0: cycle mode, 1: pulse mode.  |
| 6     | R/W | 0x0 | SCLK_CH0_GATING.   |



|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | Gating the Special Clock for PWM0(0: mask, 1: pass).   |
| 5   | R/W | 0x0 | PWM_CH0_ACT_STA.<br>PWM Channel 0 Active State.<br>0: Low Level, 1: High Level.  |
| 4   | R/W | 0x0 | PWM_CH0_EN.<br>PWM Channel 0 Enable.<br>0: Disable, 1: Enable.   |
| 3:0 | R/W | 0x0 | PWM_CH0_PRESCAL.<br>PWM Channel 0 Prescaler.<br>These bits should be setting before the PWM Channel 0 clock gate on.<br>0000: /120<br>0001: /180<br>0010: /240<br>0011: /360<br>0100: /480<br>0101: /<br>0110: /<br>0111: /<br>1000: /12k<br>1001: /24k<br>1010: /36k<br>1011: /48k<br>1100: /72k<br>1101: /<br>1110: /<br>1111: / |

### 9.3.2. PWM Channel 0 Period Register

| Offset: 0x204 |                |                 | Register Name: PWM_CH0_PERIOD   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:24         | /              | /               | /   |
| 23:16         | R/W            | x               | PWM_CH0_ENTIRE_CYS<br>Number of the entire cycles in the PWM clock.<br>0 = 1 cycle<br>1 = 2 cycles<br>.....<br>N = N+1 cycles<br>If the register need to be modified dynamically, the PCLK should be faster than the PWM CLK(PWM CLK = 24MHz/prescale). |
| 15:8          | /              | /               | /   |



|     |     |   |  |
|-----|-----|---|--|
| 7:0 | R/W | x | <p>PWM_CH0_ENTIRE_ACT_CYS</p> <p>Number of the active cycles in the PWM clock.</p> <p>0 = 0 cycle</p> <p>1 = 1 cycles</p> <p>.....</p> <p>N = N cycles</p> |
|-----|-----|---|--|

Note: The active cycles should be no larger than the period cycles.

### 9.3.3.PWM Channel 1 Period Register

| Offset: 0x208 |            |             | Register Name: PWM_CH1_PERIOD   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:24         | /          | /           | /   |
| 23:16         | R/W        | x           | <p>PWM_CH1_ENTIRE_CYS</p> <p>Number of the entire cycles in the PWM clock.</p> <p>0 = 1 cycle</p> <p>1 = 2 cycles</p> <p>.....</p> <p>N = N+1</p> <p>If the register need to be modified dynamically, the PCLK should be faster than the PWM CLK(PWM CLK = 24MHz/prescale).</p> |
| 15:8          | /          | /           | /   |
| 7:0           | R/W        | x           | <p>PWM_CH1_ENTIRE_CYS</p> <p>Number of the active cycles in the PWM clock.</p> <p>0 = 0 cycle</p> <p>1 = 1 cycles</p> <p>.....</p> <p>N = N cycles</p>  |



## 10. Timer Controller

### 10.1. Overview

The chip implements 6 timers. Timer 0 and 1 can take their inputs from internal RC oscillator, external 32768Hz crystal or OSC24M. They provide the operating system's scheduler interrupt. They are designed to offer maximum accuracy and efficient management, even for systems with long or short response time. They provide 24-bit programmable overflow counter and work in auto-reload mode or no-reload mode. Timer 2 is used for OS to generate a periodic interrupt.

The Watchdog timer is a timing device that resumes the controller operation after malfunctioning due to noise and system errors. The watchdog timer can be used as a normal 16-bit interval timer to request interrupt service. The watchdog timer generates a general reset signal.

The Real Time Clock (RTC) can be used as a calendar. RTC can operate using the backup battery while the system power is off. Although power is off, backup battery can store the time by Second, Minute, Hour (HH-MM-SS), Day, Month, and Year (YY-MM-DD) data. It has a built-in leap year generator and an independent power pin (RTCVDD).

The Alarm generates an alarm signal at a specified time in the power-off mode or normal operation mode. In normal operation mode, both the alarm interrupt and the power management wakeup are activated. In power-off mode, the power management wakeup signal is activated.

### 10.2. Timer Register List

| Module Name | Base Address |
|-------------|--------------|
| Timer       | 0x01C20C00   |

| Register Name       | Offset | Description            |
|---------------------|--------|------------------------|
| TMR_IRQ_EN_REG      | 0x0000 | Timer IRQ Enable       |
| TMR_IRQ_STA_REG     | 0x0004 | Timer Status           |
| TMR0_CTRL_REG       | 0x0010 | Timer 0 Control        |
| TMR0_INTV_VALUE_REG | 0x0014 | Timer 0 Interval Value |
| TMR0_CUR_VALUE_REG  | 0x0018 | Timer 0 Current Value  |
| TMR1_CTRL_REG       | 0x0020 | Timer 1 Control        |
| TMR1_INTV_VALUE_REG | 0x0024 | Timer 1 Interval Value |
| TMR1_CUR_VALUE_REG  | 0x0028 | Timer 1 Current Value  |
| TMR2_CTRL_REG       | 0x0030 | Timer 2 Control        |



|                     |        |                                  |
|---------------------|--------|----------------------------------|
| TMR2_INTV_VALUE_REG | 0x0034 | Timer 2 Interval Value           |
| TMR2_CUR_VALUE_REG  | 0x0038 | Timer 2 Current Value            |
| TMR3_CTRL_REG       | 0x0040 | Timer 3 Control                  |
| TMR3_INTV_VALUE_REG | 0x0044 | Timer 3 Interval Value           |
| TMR4_CTRL_REG       | 0x0050 | Timer 4 Control                  |
| TMR4_INTV_VALUE_REG | 0x0054 | Timer 4 Interval Value           |
| TMR4_CUR_VALUE_REG  | 0x0058 | Timer 4 Current Value            |
| TMR5_CTRL_REG       | 0x0060 | Timer 5 Control                  |
| TMR5_INTV_VALUE_REG | 0x0064 | Timer 5 Interval Value           |
| TMR5_CUR_VALUE_REG  | 0x0068 | Timer 5 Current Value            |
| AVS_CNT_CTL_REG     | 0x0080 | AVS Control Register             |
| AVS_CNT0_REG        | 0x0084 | AVS Counter 0 Register           |
| AVS_CNT1_REG        | 0x0088 | AVS Counter 1 Register           |
| AVS_CNT_DIV_REG     | 0x008C | AVS Divisor                      |
| WDOG_CTRL_REG       | 0x0090 | Watchdog Control                 |
| WDOG_MODE_REG       | 0x0094 | Watchdog Mode                    |
| CNT64_CTRL_REG      | 0x00A0 | 64-bit Counter control           |
| CNT64_LO_REG        | 0x00A4 | 64-bit Counter low               |
| CNT64_HI_REG        | 0x00A8 | 64-bit Counter high              |
| LOSC_CTRL_REG       | 0x0100 | Low Oscillator Control           |
| RTC_YY_MM_DD_REG    | 0x0104 | RTC Year-Month-Day               |
| RTC_HH_MM_SS_REG    | 0x0108 | RTC Hour-Minute-Second           |
| DD_HH_MM_SS_REG     | 0x010C | Alarm Day-Hour-Minute-Second     |
| ALARM_WK_HH_MM-SS   | 0x0110 | Alarm Week HMS                   |
| ALARM_EN_REG        | 0x0114 | Alarm Enable                     |
| ALARM_IRQ_EN        | 0x0118 | Alarm IRQ Enable                 |
| ALARM_IRQ_STA_REG   | 0x011C | Alarm IRQ Status                 |
| TMR_GP_DATA_REG0    | 0x0120 | Timer general purpose register 0 |
| TMR_GP_DATA_REG1    | 0x0124 | Timer general purpose register 1 |
| TMR_GP_DATA_REG2    | 0x0128 | Timer general purpose register 2 |
| TMR_GP_DATA_REG3    | 0x012C | Timer general purpose register 3 |
| CPU_CFG_REG         | 0x013C | CPU configuration register       |

### 10.3. Timer Programmable Register

#### 10.3.1. Timer IRQ Enable Register(Default: 0x00000000)

| Offset: 0x00 |                |                 | Register Name: TMR_IRQ_EN_REG |
|--------------|----------------|-----------------|-------------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                   |



|      |     |     |  |
|------|-----|-----|--|
| 31:9 | /   | /   | /  |
| 8    | R/W | 0x0 | WDOG_IRQ_EN.<br>Watchdog Interrupt Enable.<br>0: No effect<br>1: watchdog Interval Value reached interrupt enable. |
| 7:6  | /   | /   | /  |
| 5    | R/W | 0x0 | TMR5_IRQ_EN.<br>Timer 5 Interrupt Enable.<br>0: No effect<br>1: Timer 5 Interval Value reached interrupt enable.   |
| 4    | R/W | 0x0 | TMR4_IRQ_EN.<br>Timer 4 Interrupt Enable.<br>0: No effect<br>1: Timer 4 Interval Value reached interrupt enable.   |
| 3    | R/W | 0x0 | TMR3_IRQ_EN.<br>Timer 3 Interrupt Enable.<br>0: No effect<br>1: Timer 3 Interval Value reached interrupt enable.   |
| 2    | R/W | 0x0 | TMR2_IRQ_EN.<br>Timer 2 Interrupt Enable.<br>0: No effect<br>1: Timer 2 Interval Value reached interrupt enable.   |
| 1    | R/W | 0x0 | TMR1_IRQ_EN.<br>Timer 1 Interrupt Enable.<br>0: No effect<br>1: Timer 1 Interval Value reached interrupt enable.   |
| 0    | R/W | 0x0 | TMR0_IRQ_EN.<br>Timer 0 Interrupt Enable.<br>0: No effect<br>1: Timer 0 Interval Value reached interrupt enable.   |

### 10.3.2. Timer IRQ Status Register(Default: 0x00000000)

| Offset: 0x04 |                |                 | Register Name: TMR_IRQ_STA_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31:9         | /              | /               | /   |
| 8            | R/W            | 0x0             | WDOG_IRQ_PEND.<br>Watchdog IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending, Watchdog counter value is reached. |
| 7:6          | /              | /               | /   |
| 5            | R/W            | 0x0             | TMR5_IRQ_PEND.  |





|   |     |     |  |
|---|-----|-----|--|
|   |     |     | Timer 5 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect<br>1: Pending, timer 3 counter value is reached.                    |
| 4 | R/W | 0x0 | TMR4_IRQ_PEND.<br>Timer 4 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect<br>1: Pending, timer 3 counter value is reached.  |
| 3 | R/W | 0x0 | TMR3_IRQ_PEND.<br>Timer 3 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect<br>1: Pending, timer 3 counter value is reached.  |
| 2 | R/W | 0x0 | TMR2_IRQ_PEND.<br>Timer 2 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect<br>1: Pending, timer 2 counter value is reached.  |
| 1 | R/W | 0x0 | TMR1_IRQ_PEND.<br>Timer 1 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect<br>1: Pending, timer 1 interval value is reached. |
| 0 | R/W | 0x0 | TMR0_IRQ_PEND.<br>Timer 0 IRQ Pending. Set 1 to the bit will clear it.<br>0: No effect<br>1: Pending, timer 0 interval value is reached. |

### 10.3.3.Timer 0 Control Register(Default: 0x00000004)

| Offset: 0x10 |            |             | Register Name: TMR0_CTRL_REG  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7            | R/W        | 0x0         | TMR0_MODE.<br>Timer0 mode.<br>0: Continous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable automatically. |
| 6:4          | R/W        | 0x0         | TMR0_CLK_PRES.<br>Select the pre-scale of timer 0 clock source.<br>000: /1<br>001: /2<br>010: /4<br>011: /8   |



|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 100: /16<br>101: /32<br>110: /64<br>111: /128   |
| 3:2 | R/W | 0x1 | TMR0_CLK_SRC.<br>Timer 0 Clock Source.<br>00: Low speed OSC,<br>01: OSC24M.<br>10: PLL6/6<br>11: /  |
| 1   | R/W | 0x0 | TMR0_RELOAD.<br>Timer 0 Reload.<br>0: No effect, 1: Reload timer 0 Interval value.  |
| 0   | R/W | 0x0 | TMR0_EN.<br>Timer 0 Enable.<br>0: Stop/Pause, 1: Start.<br>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.<br>If the current counter does not reach the zero, the timer enable bit is set to “0”, the current value counter will pause. At least wait for 2 Tcycles, the start bit can be set to 1.<br>In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time. |

Note: The time between the timer disabled and enabled should be larger than 2\*Tcycles(Tcycles= Timer clock source/pre-scale).

### 10.3.4.Timer 0 Interval Value Register

|                     |                        |                         |   |
|---------------------|------------------------|-------------------------|---|
| <b>Offset: 0x14</b> |                        |                         | <b>Register Name: TMR0_INTV_VALUE_REG</b>   |
| <b>Bit</b>          | <b>Read/<br/>Write</b> | <b>Default<br/>/Hex</b> | <b>Description</b>                          |
| 31:0                | R/W                    | x                       | TMR0_INTV_VALUE.<br>Timer 0 Interval Value. |

Note:The value setting should consider the system clock and the timer clock source.

### 10.3.5.Timer 0 Current Value Register(Default: 0x00000000)

|                     |                        |                         |  |
|---------------------|------------------------|-------------------------|--|
| <b>Offset: 0x18</b> |                        |                         | <b>Register Name: TMR0_CUR_VALUE_REG</b> |
| <b>Bit</b>          | <b>Read/<br/>Write</b> | <b>Default<br/>/Hex</b> | <b>Description</b>                       |



|      |     |     |   |
|------|-----|-----|---|
| 31:0 | R/W | 0x0 | TMR0_CUR_VALUE.<br>Timer 0 Current Value. |
|------|-----|-----|---|

Note: Timer 0 current value is a 32-bit down-counter(from interval value to 0). This register can be read correctly if the PCLK is faster than 2\*TimerFreq(TimerFreq = TimerClkSource/pre-scale).

### 10.3.6.Timer 1 Control Register(Default: 0x00000004)

| Offset: 0x20 |            |             | Register Name: TMR1_CTRL_REG  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7            | R/W        | 0x0         | TMR1_MODE.<br>Timer1 mode.<br>0: Continuous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable automatically.  |
| 6:4          | R/W        | 0x0         | TMR1_CLK_PRE.<br>Select the pre-scale of timer 1 clock source.<br>000: /1<br>001: /2<br>010: /4<br>011: /8<br>100: /16<br>101: /32<br>110: /64<br>111: /128   |
| 3:2          | R/W        | 0x1         | TMR1_CLK_SRC.<br>Timer 1 Clock Source.<br>00: Low speed OSC,<br>01: OSC24M.<br>10: PLL6/6<br>11: /  |
| 1            | R/W        | 0x0         | TMR1_RELOAD.<br>Timer 1 Reload.<br>0: No effect, 1: Reload timer 1 Interval value.  |
| 0            | R/W        | 0x0         | TMR1_EN.<br>Timer 1 Enable.<br>0: Stop/Pause, 1: Start.<br>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.<br>If the current counter does not reach the zero, the timer enable bit is set |



|  |  |  |   |
|--|--|--|---|
|  |  |  | to “0”, the current value counter will pause. At least wait for 2 Tcylces, the start bit can be set to 1.<br>In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time. |
|--|--|--|---|

Note: The time between the timer disabled and enabled should be larger than 2\*Tcylces(Tcylces= Timer clock source/pre-scale).

### 10.3.7.Timer 1 Interval Value Register

| <b>Offset: 0x24</b> |            |             | <b>Register Name: TMR1_INTV_VALUE_REG</b>   |
|---------------------|------------|-------------|---|
| Bit                 | Read/Write | Default/Hex | Description                                 |
| 31:0                | R/W        | x           | TMR1_INTV_VALUE.<br>Timer 1 Interval Value. |

Note: The value setting should consider the system clock and the timer clock source.

### 10.3.8.Timer 1 Current Value Register(Default: 0x00000000)

| <b>Offset: 0x28</b> |            |             | <b>Register Name: TMR1_CUR_VALUE_REG</b>  |
|---------------------|------------|-------------|---|
| Bit                 | Read/Write | Default/Hex | Description                               |
| 31:0                | R/W        | 0x0         | TMR1_CUR_VALUE.<br>Timer 1 Current Value. |

Note: Timer 1 current value is a 32-bit down-counter(from interval value to 0). This register can be read correctly if the PCLK is faster than 2\*TimerFreq(TimerFreq = TimerClkSource/pre-scale).

### 10.3.9.Timer 2 Control Register(Default: 0x00000004)

| <b>Offset: 0x30</b> |            |             | <b>Register Name: TMR2_CTRL_REG</b>   |
|---------------------|------------|-------------|---|
| Bit                 | Read/Write | Default/Hex | Description   |
| 31:8                | /          | /           | /   |
| 7                   | R/W        | 0x0         | TMR2_MODE.<br>Timer2 mode.<br>0: Continous mode. When interval value reaches, the timer will not disable automatically.<br>1: Single mode. When interval value reaches, the timer will disable automatically. |
| 6:4                 | R/W        | 0x0         | TMR2_CLK_PRES.  |



|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | Select the pre-scale of timer 2 clock source.<br>000: /1<br>001: /2<br>010: /4<br>011: /8<br>100: /16<br>101: /32<br>110: /64<br>111: /128  |
| 3:2 | R/W | 0x1 | TMR2_CLK_SRC.<br>Timer 2 Clock Source.<br>00: Low speed OSC,<br>01: OSC24M.<br>1x: /  |
| 1   | R/W | 0x0 | TMR2_RELOAD.<br>Timer 2 Reload.<br>0: No effect, 1: Reload timer 2 Interval value.  |
| 0   | R/W | 0x0 | TMR2_EN.<br>Timer 2 Enable.<br>0: Stop/Pause, 1: Start.<br>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.<br>If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 Tcycles, the start bit can be set to 1.<br>In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time. |

Note: The time between the timer disabled and enabled should be larger than  $2 * T_{cycles}$  ( $T_{cycles} = \text{Timer clock source/pre-scale}$ ).

### 10.3.10. Timer 2 Interval Value Register

| Offset: 0x34 |                |                 | Register Name: TMR2_INTV_VALUE_REG          |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:0         | R/W            | x               | TMR2_INTV_VALUE.<br>Timer 2 Interval Value. |

Note: The value setting should consider the system clock and the timer clock source.

**10.3.11. Timer 2 Current Value Register(Default: 0x00000000)**

| Offset: 0x38 |                |                 | Register Name: TMR2_CUR_VALUE_REG         |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:0         | R/W            | 0x0             | TMR2_CUR_VALUE.<br>Timer 2 Current Value. |

Note: Timer current value is a 32-bit down-counter(from interval value to 0). This register can be read correctly if the PCLK is faster than  $2 * \text{TimerFreq}$  ( $\text{TimerFreq} = \text{TimerClkSource}/\text{pre-scale}$ ).

**10.3.12. Timer 3 Control Register(Default: 0x00000000)**

| Offset: 0x40 |                |                 | Register Name: TMR3_CTRL_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31:5         | /              | /               | /   |
| 4            | R/W            | 0x0             | TMR3_MODE.<br>Timer 3 mode.<br>0: Continuous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable automatically. |
| 3:2          | R/W            | 0x0             | TMR3_CLK_PRES.<br>Select the pre-scale of timer 3 clock source.<br>Timer3 clock source is the losc.<br>00: /16<br>01: /32<br>10: /64<br>11: /   |
| 1            | /              | /               | /   |
| 0            | R/W            | 0x0             | TMR3_EN.<br>Timer 3 Enable.<br>0: Disable, 1: Enable.   |

Note: The time between the timer disabled and enabled should be larger than  $2 * \text{Tcycles}$  ( $\text{Tcycles} = \text{Timer clock source}/\text{pre-scale}$ ).

**10.3.13. Timer 3 Interval Value**

| Offset: 0x44 |                |                 | Register Name: TMR3_INTV_VALUE_REG |
|--------------|----------------|-----------------|------------------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                        |



|      |     |   |   |
|------|-----|---|---|
| 31:0 | R/W | x | TMR3_INTV_VALUE.<br>Timer 3 Interval Value. |
|------|-----|---|---|

### 10.3.14. Timer 4 Control Register(Default: 0x00000004)

| Offset: 0x50 |                |                 | Register Name: TMR4_CTRL_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31:8         | /              | /               | /   |
| 7            | R/W            | 0x0             | TMR4_MODE.<br>Timer4 mode.<br>0: Continuous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable automatically.  |
| 6:4          | R/W            | 0x0             | TMR4_CLK_PRES.<br>Select the pre-scale of timer 4 clock source.<br>000: /1<br>001: /2<br>010: /4<br>011: /8<br>100: /16<br>101: /32<br>110: /64<br>111: /128  |
| 3:2          | R/W            | 0x1             | TMR4_CLK_SRC.<br>Timer 4 Clock Source.<br>00: Low speed OSC,<br>01: OSC24M.<br>10: External CLKIN0<br>11: /   |
| 1            | R/W            | 0x0             | TMR4_RELOAD.<br>Timer 4 Reload.<br>0: No effect, 1: Reload timer 0 Interval value.  |
| 0            | R/W            | 0x0             | TMR4_EN.<br>Timer 4 Enable.<br>0: Stop/Pause, 1: Start.<br>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.<br>If the current counter does not reach the zero, the timer enable bit is set to "0", the current value counter will pause. At least wait for 2 Tcylces, the start bit can be set to 1. |



|  |  |  |  |
|--|--|--|--|
|  |  |  | In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time. |
|--|--|--|--|

Note1: If the clock source is External CLKIN, the interval value register is not used, the current value register is an up counter that counting from 0.

Note2: The time between the timer disabled and enabled should be larger than  $2 * T_{cycles}$  ( $T_{cycles} = \text{Timer clock source/pre-scale}$ ).

### 10.3.15. Timer 4 Interval Value Register

| Offset: 0x54 |            |             | Register Name: TMR4_INTV_VALUE_REG          |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description                                 |
| 31:0         | R/W        | x           | TMR4_INTV_VALUE.<br>Timer 4 Interval Value. |

Note: the value setting should consider the system clock and the timer clock source.

### 10.3.16. Timer 4 Current Value Register

| Offset: 0x58 |            |             | Register Name: TMR4_CUR_VALUE_REG         |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description                               |
| 31:0         | R/W        | x           | TMR4_CUR_VALUE.<br>Timer 4 Current Value. |

Note1: Timer current value is a 32-bit down-counter(from interval value to 0). This register can be read correctly if the PCLK is faster than  $2 * \text{TimerFreq}$  ( $\text{TimerFreq} = \text{TimerClkSource/pre-scale}$ ).

Note2: Before the timer 4 is enabled, the timer 4 current value register need to be written with zero.

### 10.3.17. Timer 5 Control Register(Default: 0x00000004)

| Offset: 0x60 |            |             | Register Name: TMR5_CTRL_REG  |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:8         | /          | /           | /   |
| 7            | R/W        | 0x0         | TMR5_MODE.<br>Timer5 mode.<br>0: Continuous mode. When interval value reached, the timer will not disable automatically.<br>1: Single mode. When interval value reached, the timer will disable |





|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | automatically.  |
| 6:4 | R/W | 0x0 | TMR5_CLK_PRES.<br>Select the pre-scale of timer 5 clock source.<br>000: /1<br>001: /2<br>010: /4<br>011: /8<br>100: /16<br>101: /32<br>110: /64<br>111: /128  |
| 3:2 | R/W | 0x1 | TMR5_CLK_SRC.<br>Timer 5 Clock Source.<br>00: Low speed OSC,<br>01: OSC24M.<br>10: External CLKIN1<br>11: /   |
| 1   | R/W | 0x0 | TMR5_RELOAD.<br>Timer 5 Reload.<br>0: No effect<br>1: Reload timer 0 Interval value.  |
| 0   | R/W | 0x0 | TMR5_EN.<br>Timer 5 Enable.<br>0: Stop/Pause, 1: Start.<br>If the timer is started, it will reload the interval value to internal register, and the current counter will count from interval value to 0.<br>If the current counter does not reach the zero, the timer enable bit is set to “0”, the current value counter will pause. At least wait for 2 Tcycles, the start bit can be set to 1.<br>In timer pause state, the interval value register can be modified. If the timer is started again, and the Software hope the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time. |

Note:1: If the clock source is External CLKIN, the interval value register is not used, the current value register is an up counter that counting from 0.

2: The time between the timer disabled and enabled should be larger than 2\*Tcycles(Tcycles= Timer clock source/pre-scale).

### 10.3.18. Timer 5 Interval Value Register

| Offset: 0x64 |                |                 | Register Name: TMR5_INTV_VALUE_REG |
|--------------|----------------|-----------------|------------------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                        |



|      |     |   |   |
|------|-----|---|---|
| 31:0 | R/W | x | TMR5_INTV_VALUE.<br>Timer 5 Interval Value. |
|------|-----|---|---|

Note: the value setting should consider the system clock and the timer clock source.

### 10.3.19. Timer 5 Current Value Register

| Offset: 0x68 |            |             | Register Name: TMR5_CUR_VALUE_REG         |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description                               |
| 31:0         | R/W        | x           | TMR5_CUR_VALUE.<br>Timer 5 Current Value. |

Note: Timer 1 current value is a 32-bit down-counter(from interval value to 0). This register can be read correctly if the PCLK is faster than 2\*TimerFreq(TimerFreq = TimerClkSource/pre-scale).

Note2: Before the timer 5 is enabled, the timer 5 current value register need to be written with zero.

### 10.3.20. AVS Counter Control Register(Default: 0x00000000)

| Offset: 0x80 |            |         | Register Name: AVS_CNT_CTL_REG  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:10        | /          | /       | /   |
| 9            | R          | 0x0     | AVS_CNT1_PS<br>Audio/Video Sync Counter 1 Pause Control<br>0: Not pause<br>1: Pause Counter 1                       |
| 8            | R/W        | 0x0     | AVS_CNT0_PS<br>Audio/Video Sync Counter 0 Pause Control<br>0: Not pause<br>1: Pause Counter 0                       |
| 7:2          | /          | /       | /   |
| 1            | R/W        | 0x0     | AVS_CNT1_EN<br>Audio/Video Sync Counter 1 Enable/ Disable. The counter source is OSC24M.<br>0: Disable<br>1: Enable |
| 0            | R/W        | 0x0     | AVS_CNT0_EN<br>Audio/Video Sync Counter 1 Enable/ Disable. The counter source is OSC24M.<br>0: Disable<br>1: Enable |

**10.3.21. AVS Counter 0 Register(Default: 0x00000000)**

| Offset: 0x84 |             |         | Register Name: AVS_CNT0_REG  |
|--------------|-------------|---------|--|
| Bit          | Read /Write | Default | Description  |
| 31:0         | R/W         | 0x0     | <p>AVS_CNT0<br/>Counter 0 for Audio/ Video Sync Application</p> <p>The high 32 bits of the internal 33-bits counter register. The initial value of the internal 33-bits counter register can be set by software. The LSB bit of the 33-bits counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT0_PS to '1'. When it is paused, the counter won't increase.</p> |

**10.3.22. AVS Counter 1 Register(Default: 0x00000000)**

| Offset: 0x88 |             |         | Register Name: AVS_CNT1_REG  |
|--------------|-------------|---------|--|
| Bit          | Read /Write | Default | Description  |
| 31:0         | R/W         | 0x0     | <p>AVS_CNT1<br/>Counter 1 for Audio/ Video Sync Application</p> <p>The high 32 bits of the internal 33-bits counter register. The initial value of the internal 33-bits counter register can be set by software. The LSB bit of the 33-bits counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT1_PS to '1'. When it is paused, the counter won't increase.</p> |

**10.3.23. AVS Counter Divisor Register(Default: 0x05DB05DB)**

| Offset: 0x8C |             |         | Register Name: AVS_CNT_DIV_REG   |
|--------------|-------------|---------|--|
| Bit          | Read /Write | Default | Description  |
| 31:28        | /           | /       | /  |
| 27:16        | R/W         | 0x5DB   | <p>AVS_CNT1_D<br/>Divisor N for AVS Counter1<br/>AVS CN1 CLK=24MHz/Divisor_N1.<br/>Divisor N1 = Bit[27:16] + 1.<br/>The number N is from 1 to 0x7ff. The zero value is reserved.</p> |



|       |     |       |   |
|-------|-----|-------|---|
|       |     |       | <p>The internal 33-bits counter engine will maintain another 12-bits counter. The 12-bits counter is used for counting the cycle number of one 24Mhz clock. When the 12-bits counter reaches (<math>\geq N</math>) the divisor value, the internal 33-bits counter register will increase 1 and the 12-bits counter will reset to zero and restart again.</p> <p>Notes: It can be configured by software at any time.</p>   |
| 15:12 | /   | /     | /   |
| 11:0  | R/W | 0x5DB | <p>AVS_CNT0_D<br/>Divisor N for AVS Counter0<br/>AVS CN0 CLK=24MHz/Divisor_N0.<br/>Divisor N0 = Bit[11:0] + 1<br/>The number N is from 1 to 0x7ff. The zero value is reserved.<br/>The internal 33-bits counter engine will maintain another 12-bits counter. The 12-bits counter is used for counting the cycle number of one 24Mhz clock. When the 12-bits counter reaches (<math>\geq N</math>) the divisor value, the internal 33-bits counter register will increase 1 and the 12-bits counter will reset to zero and restart again.</p> <p>Notes: It can be configured by software at any time.</p> |

### 10.3.24. Watch Dog Control Register

| Offset: 0x90 |            |             | Register Name: WDOG_CTRL_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:13        | /          | /           | /  |
| 12:1         | R/W        | 0x333       | Reserved.  |
| 0            | R/W        | x           | <p>WDOG_RSTART.<br/>Watch-Dog Restart.<br/>0: No effect, 1: Restart the Watch-Dog.</p> |

### 10.3.25. Watch-Dog Mode Register(Default: 0x00000000)

| Offset: 0x94 |            |             | Register Name: WDOG_MODE_REG   |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:7         | /          | /           | /  |
| 6:3          | R/W        | 0x0         | <p>WDOG_INTV_VALUE.<br/>Watch-Dog Interval Value<br/>Watchdog clock source is OSC24M. if the OSC24M is turned off, the watchdog will not work.<br/>0000: 0.5sec<br/>0001: 1sec</p> |



|   |     |     |  |
|---|-----|-----|--|
|   |     |     | 0010: 2sec<br>0011: 3sec<br>0100: 4sec<br>0101: 5sec<br>0110: 6sec<br>0111: 8sec<br>1000: 10sec<br>1001: 12sec<br>1010: 14sec<br>1011: 16sec<br>1100: /<br>1101: /<br>1110: /<br>1111: / |
| 2 | /   | /   | /  |
| 1 | R/W | 0x0 | WDOG_RST_EN.<br>Watch-Dog Reset Enable.<br>0: No effect on the resets,<br>1: Enables the Watch-Dog to activate the system reset.   |
| 0 | R/W | 0x0 | WDOG_EN.<br>Watch-Dog Enable.<br>0: No effect, 1: Enable the Watch-Dog.  |

### 10.3.26. 64-bit Counter Low Register(Default: 0x00000000)

| <b>Offset: 0xA4</b> |                |                 | <b>Register Name: CNT64_LO_REG</b> |
|---------------------|----------------|-----------------|------------------------------------|
| Bit                 | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:0                | R/W            | 0x0             | CNT64_LO.<br>64-bit Counter[31:0]. |

### 10.3.27. 64-bit Counter High Register(Default: 0x00000000)

| <b>Offset: 0xA8</b> |                |                 | <b>Register Name: CNT64_HI_REG</b>  |
|---------------------|----------------|-----------------|-------------------------------------|
| Bit                 | Read/<br>Write | Default<br>/Hex | Description                         |
| 31:0                | R/W            | 0x0             | CNT64_HI.<br>64-bit Counter[63:32]. |

**10.3.28. 64-bit Counter Control Register(Default: 0x00000000)**

| Offset: 0xA0 |            |             | Register Name: CNT64_CTRL_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31:3         | /          | /           | /   |
| 2            | R/W        | 0x0         | CNT64_CLK_SRC_SEL.<br>64-bit Counter Clock Source Select.<br>0: OSC24M<br>1: PLL6/6   |
| 1            | R/W        | 0x0         | CNT64_RL_EN.<br>64-bit Counter Read Latch Enable.<br>0: no effect, 1: to latch the 64-bit Counter to the Low/Hi registers and it will change to zero after the registers are latched. |
| 0            | R/W        | 0x0         | CNT64_CLR_EN.<br>64-bit Counter Clear Enable.<br>0: no effect, 1: to clear the 64-bit Counter Low/Hi registers and it will change to zero after the registers are cleared.            |

**10.3.29. LOSC Control(Default: 0x00004000)**

| Offset: 0x100 |            |             | Register Name: LOSC_CTRL_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | W          | 0x0         | Reserved.   |
| 15            | R/W        | 0x0         | CLK32K_AUTO_SWT_PEND.<br>CLK32K auto switch pending.<br>0: no effect, 1: auto switch pending.   |
| 14            | R/W        | 0x1         | CLK32K_AUTO_SWT_EN.<br>CLK32K auto switch enable.<br>0: Disable, 1: Enable.   |
| 13:10         | /          | /           | /   |
| 9             | R/W        | 0x0         | ALM_DDHHMMSS_ACCE.<br>ALARM DD-HH-MM-SS access.<br>After writing the ALARM DD-HH-MM-SS register, this bit is set and it will be cleared until the real writing operation is finished.   |
| 8             | R/W        | 0x0         | RTC_HHMMSS_ACCE.<br>RTC HH-MM-SS access.<br>After writing the RTC HH-MM-SS register, this bit is set and it will be cleared until the real writing operation is finished.<br>After writing the RTC YY-MM-DD register, the YY-MM-DD register |



|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | will be refreshed for at most one second.   |
| 7   | R/W | 0x0 | RTC_YYMMDD_ACCE.<br>RTC YY-MM-DD access.<br>After writing the RTC YY-MM-DD register, this bit is set and it will be cleared until the real writing operation is finished.<br>After writing the RTC YY-MM-DD register, the YY-MM-DD register will be refreshed for at most one second. |
| 6:4 | /   | /   | /   |
| 3:2 | R/W | 0x0 | EXT_LOSC_GSM.<br>External 32768Hz Crystal GSM.<br>00: low<br>01:/<br>10:/<br>11: high   |
| 1   | /   | /   | /   |
| 0   | R/W | 0x0 | OSC32K_SRC_SEL.<br>OSC32KHz Clock source Select.<br>0: Internal 32khz, 1: External 32.768KHz OSC.   |

Note: Any bit of [9:7] is set, the RTC HH-MM-SS, YY-MM-DD and ALARM DD-HH-MM-SS register can't be written.

### 10.3.30. RTC YY-MM-DD(Default: 0x00000000)

| Offset: 0x104 |            |             | Register Name: RTC_YY_MM_DD_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31            | R/W        | 0x0         | RTC_TEST_MODE_CTRL.<br>RTC TEST Mode Control bit.  |
| 30            | R/W        | 0x0         | RTC_SIM_CTRL.<br>RTC Simulation Control bit.   |
| 29:23         | /          | /           | /  |
| 22            | R/W        | 0x0         | LEAP.<br>Leap Year.<br>0: not, 1: Leap year.<br>This bit can not set by hardware. It should be set or clear by software. |
| 21:16         | R/W        | x           | YEAR.<br>Year.<br>Range from 0~63.   |
| 15:12         | /          | /           | /  |
| 11:8          | R/W        | x           | MONTH.<br>Month.<br>Range from 1~12.   |



|     |     |   |                                  |
|-----|-----|---|----------------------------------|
| 7:5 | /   | / | /                                |
| 4:0 | R/W | x | DAY.<br>Day.<br>Range from 1~31. |

### 10.3.31. RTC HH-MM-SS

| Offset: 0x108 |                |                 | Register Name: RTC_HH_MM_SS_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29         | R/W            | 0x0             | WK_NO.<br>Week number.<br>000: Monday<br>001: Tuesday<br>010: Wednesday<br>011: Thursday<br>100: Friday<br>101: Saturday<br>110: Sunday<br>111: / |
| 28:21         | /              | /               | /   |
| 20:16         | R/W            | x               | HOUR.<br>Range from 0~23  |
| 15:14         | /              | /               | /   |
| 13:8          | R/W            | x               | MINUTE.<br>Range from 0~59  |
| 7:6           | /              | /               | /   |
| 5:0           | R/W            | x               | SECOND.<br>Range from 0~59  |

### 10.3.32. Alarm Counter DD-HH-MM-SS

| Offset: 0x10C |                |                 | Register Name: DD_HH_MM_SS_REG |
|---------------|----------------|-----------------|--------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                    |
| 31:24         | R/W            | x               | DAY.<br>Range from 0~255.      |
| 23:22         | /              | /               | /                              |
| 20:16         | R/W            | x               | HOUR.<br>Range from 0~23.      |
| 15:14         | /              | /               | /                              |





|      |     |   |                             |
|------|-----|---|-----------------------------|
| 13:8 | R/W | x | MINUTE.<br>Range from 0~59. |
| 7:6  | /   | / | /                           |
| 5:0  | R/W | x | SECOND.<br>Range from 0~59. |

Note: If the second is set to 0, it will be 1 second in fact.

### 10.3.33. Alarm Week HH-MM-SS

| Offset: 0x110 |                |                 | Register Name: ALARM_WK_HH_MM-SS |
|---------------|----------------|-----------------|----------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                      |
| 31:21         | /              | /               | /                                |
| 20:16         | R/W            | x               | HOUR.<br>Range from 0~23.        |
| 15:14         | /              | /               | /                                |
| 13:8          | R/W            | x               | MINUTE.<br>Range from 0~59.      |
| 7:6           | /              | /               | /                                |
| 5:0           | R/W            | x               | SECOND.<br>Range from 0~59.      |

### 10.3.34. Alarm Enable

| Offset: 0x114 |                |                 | Register Name: ALARM_EN_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:9          | /              | /               | /   |
| 8             | R/W            | 0x0             | ALM_CNT_EN.<br>Alarm Counter Enable.<br>If this bit is set to “1”, the Alarm Counter DD-HH-MM-SS register’s valid bits will down count to zero, and the the alarm pending bit will be set to “1”.<br>0:disable,<br>1:enable.  |
| 7             | /              | /               | /   |
| 6             | R/W            | 0x0             | WK6_ALM_EN.<br>Week 6(Sunday) Alarm Enable.<br>0: Disable, 1: Enable.<br>If this bit is set to “1”, only when the Alarm Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit[31:29] is 6, the week 6 alarm irq pending bit will be |



|   |     |     |   |
|---|-----|-----|---|
|   |     |     | set to "1".   |
| 5 | R/W | 0x0 | <p>WK5_ALM_EN.<br/>Week 5(Saturday) Alarm Enable.<br/>0: Disable, 1: Enable.</p> <p>If this bit is set to "1", only when the Alarm Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit[31:29] is 5, the week 5 alarm irq pending bit will be set to "1".</p>  |
| 4 | R/W | 0x0 | <p>WK4_ALM_EN.<br/>Week 4(Friday) Alarm Enable.<br/>0: Disable, 1: Enable.</p> <p>If this bit is set to "1", only when the Alarm Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit[31:29] is 4, the week 4 alarm irq pending bit will be set to "1".</p>    |
| 3 | R/W | 0x0 | <p>WK3_ALM_EN.<br/>Week 3(Thursday) Alarm Enable.<br/>0: Disable, 1: Enable.</p> <p>If this bit is set to "1", only when the Alarm Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit[31:29] is 3, the week 3 alarm irq pending bit will be set to "1".</p>  |
| 2 | R/W | 0x0 | <p>WK2_ALM_EN.<br/>Week 2(Wednesday) Alarm Enable.<br/>0: Disable, 1: Enable.</p> <p>If this bit is set to "1", only when the Alarm Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit[31:29] is 2, the week 2 alarm irq pending bit will be set to "1".</p> |
| 1 | R/W | 0x0 | <p>WK1_ALM_EN.<br/>Week 1(Tuesday) Alarm Enable.<br/>0: Disable, 1: Enable.</p> <p>If this bit is set to "1", only when the Alarm Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit[31:29] is 1, the week 1 alarm irq pending bit will be set to "1".</p>   |
| 0 | R/W | 0x0 | <p>WK0_ALM_EN.<br/>Week 0(Monday) Alarm Enable.<br/>0: Disable, 1: Enable.</p> <p>If this bit is set to "1", only when the Alarm Week HH-MM-SS register valid bits is equal to RTC HH-MM-SS register and the register RTC HH-MM-SS bit[31:29] is 0, the week 0 alarm irq pending bit will be set to "1".</p>    |

**10.3.35. Alarm IRQ Enable**

| Offset: 0x118 |            |             | Register Name: ALARM_IRQ_EN  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:2          | /          | /           | /  |
| 1             | R/W        | 0x0         | ALARM_WK_IRQ_EN.<br>Alarm Week IRQ Enable.<br>0:disable, 1:enable.     |
| 0             | R/W        | 0x0         | ALARM_CNT_IRQ_EN.<br>Alarm Counter IRQ Enable.<br>0:disable, 1:enable. |

**10.3.36. Alarm IRQ Status Register**

| Offset: 0x11C |            |             | Register Name: ALARM_IRQ_STA_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:2          | /          | /           | /  |
| 1             | R/W        | 0x0         | WEEK_IRQ_PEND.<br>Alarm Week (0/1/2/3/4/5/6) IRQ Pending.<br>0: No effect, 1: Pending, week counter value is reached.<br>If alarm week irq enable is set to 1, the pending bit will be sent to the interrupt controller. |
| 0             | R/W        | 0x0         | CNT_IRQ_PEND.<br>Alarm Counter IRQ Pending bit.<br>0: No effect, 1: Pending, alarm counter value is reached.<br>If alarm counter irq enable is set to 1, the pending bit will be sent to the interrupt controller.       |

**10.3.37. Timer General Purpose Register 0**

| Offset: 0x120 |            |             | Register Name: TMR_GP_DATA_REG0 |
|---------------|------------|-------------|---------------------------------|
| Bit           | Read/Write | Default/Hex | Description                     |
| 31:0          | R/W        | x           | TMR_GP_DATA0.<br>Data[31:0].    |

Note: Timer general purpose register 0/1/2/3 value can be stored if the RTCVDD is larger than 1.0v.

**10.3.38. Timer General Purpose Register 1**

| Offset: 0x124 |                |                 | Register Name: TMR_GP_DATA_REG1 |
|---------------|----------------|-----------------|---------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                     |
| 31:0          | R/W            | x               | TMR_GP_DATA1<br>Data[31:0].     |

**10.3.39. Timer General Purpose Register 2**

| Offset: 0x128 |                |                 | Register Name: TMR_GP_DATA_REG2 |
|---------------|----------------|-----------------|---------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                     |
| 31:0          | R/W            | x               | TMR_GP_DATA2.<br>Data[31:0].    |

**10.3.40. Timer General Purpose Register 3**

| Offset: 0x12C |                |                 | Register Name: TMR_GP_DATA_REG3 |
|---------------|----------------|-----------------|---------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                     |
| 31:0          | R/W            | x               | TMR_GP_DATA3.<br>Data[31:0].    |

**10.3.41. CPU Config Register(Default: 0x000000C0)**

| Offset: 0x13C |                |                 | Register Name: CPU_CFG_REG   |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:8          | /              | /               | /  |
| 7:6           | R              | 0x3             | Reserve to 2'b11.  |
| 5:2           | /              | /               | /  |
| 1             | R/W            | 0x0             | L1_DATA_CACHE_INVA_EN.<br>Enable L1 data cache invalidation at reset.<br>For L1 data cache, the cycles are up to 512 cpu clock cycles<br>0: enable<br>1: disable |
| 0             | R/W            | 0x0             | L2_DATA_CACHE_INVA_EN.<br>Enable L2 data cache invalidation at reset.<br>For L2 data cache, the cycles are up to 1024 cpu clock cycles                           |



|  |  |  |                         |
|--|--|--|-------------------------|
|  |  |  | 0: enable<br>1: disable |
|--|--|--|-------------------------|

Note: The bit[1:0] can be set to 0 by software.



# 11. Interrupt Controller

## 11.1. Overview

The Interrupt Controller in A10 can handle individually maskable interrupt sources up to 95. With the 4-level programmable interrupt priority, developer can define the priority for each interrupt source, permitting higher priority interrupts to be serviced even if a lower priority interrupt is being treated.

The Interrupt Controller is featured as following:

- Support 95 vectored nIRQ interrupt
- 4 programmable interrupt priority levels
- Fixed interrupt priority of the same level
- Support Hardware interrupt priority level masking
- Programmable interrupt priority level masking
- Generates IRQ and FIQ
- Generates Software interrupt
- One external NMI interrupt source

## 11.2. Interrupt Source

The interrupt source 0 is always located at FIQ. The interrupt sources 1 to 63 are located at System Interrupt and user peripheral.

| Interrupt Source | SRC | Vector | FIQ | Description  |
|------------------|-----|--------|-----|--|
| External NMI     | 0   | 0x0000 | YES | External Non-Mask Interrupt.<br>Power module<br>battery/VDD/VDDIO/VDD18/VDD25<br>brownout detect |
| UART 0           | 1   | 0x0004 |     | UART 0 interrupt   |
| UART 1           | 2   | 0x0008 |     | UART 1 interrupt   |
| UART 2           | 3   | 0x000C |     | UART 2 interrupt   |
| UART 3           | 4   | 0x0010 |     | UART 3 interrupt   |
| IR 0             | 5   | 0x0014 |     | IR 0 interrupt   |
| IR 1             | 6   | 0x0018 |     | IR 1 interrupt   |
| TWI 0            | 7   | 0x001C |     | TWI 0 interrupt  |
| TWI 1            | 8   | 0x0020 |     | TWI 1 interrupt  |
| TWI 2            | 9   | 0x0024 |     | TWI 2 interrupt  |



| Interrupt Source | SRC | Vector | FIQ | Description                                 |
|------------------|-----|--------|-----|---|
| SPI 0            | 10  | 0x0028 |     | SPI 0 interrupt                             |
| SPI 1            | 11  | 0x002C |     | SPI 1 interrupt                             |
| SPI 2            | 12  | 0x0030 |     | SPI 2 interrupt                             |
| NC               | 13  | 0x0034 |     | NC  |
| AC97             | 14  | 0x0038 |     | AC97 interrupt                              |
| TS               | 15  | 0x003C |     | TS interrupt                                |
| IIS              | 16  | 0x0040 |     | Digital Audio Controller interrupt          |
| UART 4           | 17  | 0x0044 |     | UART 4 interrupt                            |
| UART 5           | 18  | 0x0048 |     | UART 5 interrupt                            |
| UART 6           | 19  | 0x004C |     | UART 6 interrupt                            |
| UART 7           | 20  | 0x0050 |     | UART 7 interrupt                            |
| Keypad           | 21  | 0x0054 |     | Keypad interrupt.                           |
| Timer 0          | 22  | 0x0058 |     | Timer port 0                                |
| Timer 1          | 23  | 0x005C |     | Timer port 1                                |
| Timer 2/Alarm/WD | 24  | 0x0060 |     | Timer 2 , Alarm, Watchdog                   |
| Timer 3          | 25  | 0x0064 |     | Timer 3 interrupt.                          |
| CAN              | 26  | 0x0068 |     | CAN Bus controller interrupt.               |
| DMA              | 27  | 0x006C |     | DMA channel interrupt                       |
| PIO              | 28  | 0x0070 |     | PIO interrupt                               |
| Touch Panel.     | 29  | 0x0074 |     | Touch Panel interrupt.                      |
| Audio Codec      | 30  | 0x0078 |     | Analog Aduio Codec interrupt                |
| LRADC            | 31  | 0x007C |     | LRADC interrupt                             |
| SD/MMC 0         | 32  | 0x0080 |     | SD/MMC Host Controller 0 interrupt          |
| SD/MMC 1         | 33  | 0x0084 |     | SD/MMC Host Controller 1 interrupt          |
| SD/MMC 2         | 34  | 0x0088 |     | SD/MMC Host Controller 2 interrupt          |
| SD/MMC 3         | 35  | 0x008C |     | SD/MMC Host Controller 3 interrupt          |
| /                | 36  | /      |     | /   |
| NAND             | 37  | 0x0094 |     | NAND Flash Controller (NFC) interrupt       |
| USB 0            | 38  | 0x0098 |     | USB 0 wakeup, connect, disconnect interrupt |
| USB 1            | 39  | 0x009C |     | USB 1 wakeup, connect, disconnect interrupt |
| USB 2            | 40  | 0x00A0 |     | USB 2 wakeup, connect, disconnect interrupt |
| SCR              | 41  | 0x00A4 |     | SCR interrupt.                              |
| CSI 0            | 42  | 0x00A8 |     | CSI 0 interrupt                             |
| CSI 1            | 43  | 0x00AC |     | CSI 1 interrupt                             |
| LCD Controller 0 | 44  | 0x00B0 |     | LCD Controller 0 interrupt                  |
| LCD Controller 1 | 45  | 0x00B4 |     | LCD Controller 1 interrupt                  |
| MP               | 46  | 0x00B8 |     | MP interrupt                                |
| DE-FE0/DE-BE0    | 47  | 0x00BC |     | DE-FE0/DE-BE0 interrupt                     |
| DE-FE1/DE-BE1    | 48  | 0x00C0 |     | DE-FE1/DE-BE1 interrupt                     |



| Interrupt Source | SRC | Vector | FIQ | Description   |
|------------------|-----|--------|-----|---|
| PMU              | 49  | 0x00C4 |     | PMU interrupt   |
| SPI3             | 50  | 0x00C8 |     | SPI3 interrupt  |
| TZASC            | 51  | 0x00CC |     | TZASC interrupt   |
| PATA             | 52  | 0x00D0 |     | PATA interrupt  |
| VE               | 53  | 0x00D4 |     | VE interrupt  |
| SS               | 54  | 0x00D8 |     | Security System interrupt   |
| EMAC             | 55  | 0x00DC |     | EMAC interrupt  |
| /                | 56  | /      |     | /   |
| Reserved         | 57  | /      |     | /   |
| HDMI             | 58  | 0x00E8 |     | HDMI interrupt  |
| TVE 0/1          | 59  | 0x00EC |     | TV encoder 0/1 interrupt  |
| ACE              | 60  | 0x00F0 |     | ACE interrupt   |
| TVD              | 61  | 0x00F4 |     | TV decoder interrupt  |
| PS2-0            | 62  | 0x00F8 |     | PS2-0 interrupt   |
| PS2-1            | 63  | 0x00FC |     | PS2-1 interrupt   |
| USB 3            | 64  | 0x100  |     | USB 3 wakeup, connect, disconnect interrupt   |
| USB 4            | 65  | 0x104  |     | USB 4 wakeup, connect, disconnect interrupt   |
| PLE/PERFMU       | 66  | 0x108  |     | PLE on non-secure transfers interrupt<br>PLE on secure transfer interrupt<br>PLE error interrupt<br>Performance monitor interrupt |
| Timer 4          | 67  | 0x010C |     | Timer 4 interrupt   |
| Timer 5          | 68  | 0x0110 |     | Timer 5 interrupt   |
| GPU-GP           | 69  | 0x0114 |     |   |
| GPU-GPMMU        | 70  | 0x0118 |     |   |
| GPU-PP0          | 71  | 0x011C |     |   |
| GPU-PPMMU0       | 72  | 0x0120 |     |   |
| GPU-PMU          | 73  | 0x0124 |     |   |
| GPU-RSV0         | 74  | 0x0128 |     |   |
| GPU-RSV1         | 75  | 0x012C |     |   |
| GPU-RSV2         | 76  | 0x0130 |     |   |
| GPU-RSV3         | 77  | 0x0134 |     |   |
| GPU-RSV4         | 78  | 0x0138 |     |   |
| GPU-RSV5         | 79  | 0x013C |     |   |
| GPU-RSV6         | 80  | 0x0140 |     |   |

### 11.3. Interrupt Register List

| Module Name | Base Address |
|-------------|--------------|
| INTC        | 0x01C20400   |





| Register Name      | Offset | Description                    |
|--------------------|--------|--------------------------------|
| INTC_VECTOR_REG    | 0x0000 | Interrupt Vector               |
| INTC_BASE_ADDR_REG | 0x0004 | Interrupt Base Address         |
| INTC_PROT_EN_REG   | 0x0008 | Interrupt Protection Register  |
| NMI_INT_CTRL_REG   | 0x000C | Interrupt Control              |
| INTC_IRQ_PEND_REG0 | 0x0010 | Interrupt IRQ Pending 0 Status |
| INTC_IRQ_PEND_REG1 | 0x0014 | Interrupt IRQ Pending 1 Status |
| INTC_IRQ_PEND_REG2 | 0x0018 | Interrupt IRQ Pending 2 Status |
| INTC_FIQ_PEND_REG0 | 0x0020 | Interrupt FIQ Pending 0 Status |
| INTC_FIQ_PEND_REG1 | 0x0024 | Interrupt FIQ Pending 1 Status |
| INTC_FIQ_PEND_REG2 | 0x0028 | Interrupt FIQ Pending 2 Status |
| INTC_IRQ_TYPE_SEL0 | 0x0030 | Interrupt Select 0             |
| INTC_IRQ_TYPE_SEL1 | 0x0034 | Interrupt Select 1             |
| INTC_IRQ_TYPE_SEL2 | 0x0038 | Interrupt Select 2             |
| INTC_EN_REG0       | 0x0040 | Interrupt Enable 0             |
| INTC_EN_REG1       | 0x0044 | Interrupt Enable 1             |
| INTC_EN_REG2       | 0x0048 | Interrupt Enable 2             |
| INTC_MASK_REG0     | 0x0050 | Interrupt Mask 0               |
| INTC_MASK_REG1     | 0x0054 | Interrupt Mask 1               |
| INTC_MASK_REG2     | 0x0058 | Interrupt Mask 2               |
| INTC_RESP_REG0     | 0x0060 | Interrupt Response 0           |
| INTC_RESP_REG1     | 0x0064 | Interrupt Response 1           |
| INTC_RESP_REG2     | 0x0068 | Interrupt Response 2           |
| INTC_FF_REG0       | 0x0070 | Interrupt Fast Forcing 0       |
| INTC_FF_REG1       | 0x0074 | Interrupt Fast Forcing 1       |
| INTC_FF_REG2       | 0x0078 | Interrupt Fast Forcing 2       |
| INTC_PRIO_REG0     | 0x0080 | Interrupt Source Priority 0    |
| INTC_PRIO_REG1     | 0x0084 | Interrupt Source Priority 1    |
| INTC_PRIO_REG2     | 0x0088 | Interrupt Source Priority 2    |
| INTC_PRIO_REG3     | 0x008C | Interrupt Source Priority 3    |
| INTC_PRIO_REG4     | 0x0090 | Interrupt Source Priority 4    |

## 11.4. Interrupt Programmable Register

### 11.4.1. Interrupt Vector Register(Default: 0x00000000)

| Offset:0x00 |                |                 | Register Name: INTC_VECTOR_REG |
|-------------|----------------|-----------------|--------------------------------|
| Bit         | Read/<br>Write | Default<br>/Hex | Description                    |
| 31:2        | R              | 0x0             | VECTOR_ADDR.                   |



|     |   |     |   |
|-----|---|-----|---|
|     |   |     | This register present the vector address for the interrupt currently active on the CPU IRQ input. |
| 1:0 | R | 0x0 | Always return zero to this field.   |

### 11.4.2. Interrupt Base Address Register(Default: 0x00000000)

| Offset:0x04 |            |             | Register Name: INTC_BASE_ADDR_REG   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:2        | R/W        | 0x0         | BASE_ADDR.<br>This bit-field holds the upper 30 bits of the base address of the vector table. |
| 1:0         | R          | 0x0         | Always write zero to this bit-field.  |

### 11.4.3. Interrupt Protection Register(Default: 0x00000000)

| Offset:0x08 |            |             | Register Name: INTC_PROT_EN.   |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:1        | /          | /           | /  |
| 0           | R/W        | 0x0         | INTC_PROT_EN.<br>Enables or disables protected register access:<br>0: disable protection mode<br>1: enable protection mode<br>If enabled, only privileged mode accesss can access the interrupt controller registers.<br>If disabled, both user mode and privileged mode can access the registers.<br>This register can only be accessed in privileged mode. |

### 11.4.4. NMI Interrupt Control Register(Default: 0x00000000)

| Offset:0x0C |            |             | Register Name: NMI_INT_CTRL_REG   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:2        | /          | /           | /   |
| 1:0         | R/W        | 0x0         | NMI_SRC_TYPE.<br>External NMI Interrupt Source Type.<br>External NMI pin will be changed to alarm output if the power of I/O is switched off, and it's power source is RTCVDD.<br>00: Low level sensitive |



|  |  |  |  |
|--|--|--|--|
|  |  |  | 01: Negative edge triggered<br>10: High level sensitive<br>11: Positive edge sensitive |
|--|--|--|--|

#### 11.4.5. Interrupt IRQ Pending Register 0(Default: 0x00000000)

| Offset:0x10 |            |             | Register Name: INTC_IRQ_PEND_REG0  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | R          | 0x0         | INT_IRQ_SRC_PEND0.<br>Interrupt Source[31:0] Pending/Clear Bit.<br>0: Corresponding interrupt is not pending.<br>1: Corresponding interrupt is pending |

#### 11.4.6. Interrupt IRQ Pending Register 1(Default: 0x00000000)

| Offset:0x14 |            |             | Register Name: INTC_IRQ_PEND_REG1   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R          | 0x0         | INT_IRQ_SRC_PEND1.<br>Interrupt Source[63:32] Pending/Clear Bit.<br>0: Corresponding interrupt is not pending.<br>1: Corresponding interrupt is pending |

#### 11.4.7. Interrupt IRQ Pending Register 2(Default: 0x00000000)

| Offset:0x18 |            |             | Register Name: INTC_IRQ_PEND_REG2   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R          | 0x0         | INT_IRQ_SRC_PEND2.<br>Interrupt Source[95:64] Pending/Clear Bit.<br>0: Corresponding interrupt is not pending.<br>1: Corresponding interrupt is pending |

#### 11.4.8. Interrupt FIQ Pending/Clear Register 0 (Default: 0x0)

| Offset:0x20 |            |             | Register Name: INTC_FIQ_PEND_REG0 |
|-------------|------------|-------------|-----------------------------------|
| Bit         | Read/Write | Default/Hex | Description                       |
| 31:0        | R          | 0x0         | INT_FIQ_SRC_PEND0.                |



|  |  |  |  |
|--|--|--|--|
|  |  |  | Interrupt FIQ Source[31:0] Pending/Clear Bit.<br>0: Corresponding interrupt is not pending.<br>1: Corresponding interrupt is pending |
|--|--|--|--|

#### 11.4.9. Interrupt FIQ Pending/Clear Register 1(Default: 0x0)

| Offset:0x24 |            |             | Register Name: INTC_FIQ_PEND_REG1   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R          | 0x0         | INT_FIQ_SRC_PEND1.<br>Interrupt FIQ Source[63:32] Pending/Clear Bit.<br>0: Corresponding interrupt is not pending.<br>1: Corresponding interrupt is pending |

#### 11.4.10. Interrupt FIQ Pending/Clear Register 2(Default: 0x0)

| Offset:0x28 |            |             | Register Name: INTC_FIQ_PEND_REG2   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R          | 0x0         | INT_FIQ_SRC_PEND2.<br>Interrupt FIQ Source[95:64] Pending/Clear Bit.<br>0: Corresponding interrupt is not pending.<br>1: Corresponding interrupt is pending |

#### 11.4.11. Interrupt Select Register 0(Default: 0x00000000)

| Offset:0x30 |            |             | Register Name: INTC_IRQ_TYPE_SEL0  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | R/W        | 0x0         | INT_IRQ_TYPE_SEL0.<br>Interrupt Source[31:0] irq type select.<br>0: IRQ.<br>1: FIQ |

#### 11.4.12. Interrupt Select Register 1(Default: 0x00000000)

| Offset:0x34 |            |             | Register Name: INTC_IRQ_TYPE_SEL1 |
|-------------|------------|-------------|-----------------------------------|
| Bit         | Read/Write | Default/Hex | Description                       |
| 31:0        | R/W        | 0x0         | INT_IRQ_TYPE_SEL1.                |



|  |  |  |   |
|--|--|--|---|
|  |  |  | Interrupt Source[63:32] irq type select.<br>0: IRQ.<br>1: FIQ |
|--|--|--|---|

#### 11.4.13. Interrupt Select Register 2(Default: 0x00000000)

| Offset:0x38 |            |             | Register Name: INTC_IRQ_TYPE_SEL2   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R/W        | 0x0         | INT_IRQ_TYPE_SEL2.<br>Interrupt Source[95:64] irq type select.<br>0: IRQ.<br>1: FIQ |

#### 11.4.14. Interrupt Enable Register 0(Default: 0x00000000)

| Offset:0x40 |            |             | Register Name: INTC_EN_REG0  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | R/W        | 0x0         | INT_EN0.<br>Interrupt Source[31:0] Enable Bits.<br>0: Corresponding interrupt is disabled.<br>1: Corresponding interrupt is enabled. |

#### 11.4.15. Interrupt Enable Register 1(Default: 0x00000000)

| Offset:0x44 |            |             | Register Name: INTC_EN_REG1   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R/W        | 0x0         | Interrupt Source[63:32] Enable Bits.<br>0: Corresponding interrupt is disabled.<br>1: Corresponding interrupt is enabled. |

#### 11.4.16. Interrupt Enable Register 2(Default: 0x00000000)

| Offset:0x48 |            |             | Register Name: INTC_EN_REG2   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:0        | R/W        | 0x0         | Interrupt Source[95:64] Enable Bits.<br>0: Corresponding interrupt is disabled. |



|  |  |  |  |
|--|--|--|--|
|  |  |  | 1: Corresponding interrupt is enabled. |
|--|--|--|--|

#### 11.4.17. Interrupt Mask Register 0(Default: 0x00000000)

| Offset:0x50 |                |                 | Register Name: INTC_MASK_REG0   |
|-------------|----------------|-----------------|---|
| Bit         | Read/<br>Write | Default<br>/Hex | Description   |
| 31:0        | R/W            | 0x0             | Interrupt Source[31:0] Mask Bits.<br>0: No effect.<br>1: interrupt is masked.<br>If interrupt is enabled and the interrupt occurred, the interrupt pending bit will be set whether the corresponding interrupt mask bit is set. |

#### 11.4.18. Interrupt Mask Register 1(Default: 0x00000000)

| Offset:0x54 |                |                 | Register Name: INTC_MASK_REG1  |
|-------------|----------------|-----------------|--|
| Bit         | Read/<br>Write | Default<br>/Hex | Description  |
| 31:0        | R/W            | 0x0             | Interrupt Source[63:32] Mask Bits.<br>0: No effect.<br>1: interrupt is masked.<br>If interrupt is enabled and the interrupt occurred, the interrupt pending bit will be set whether the corresponding interrupt mask bit is set. |

#### 11.4.19. Interrupt Mask Register 2(Default: 0x00000000)

| Offset:0x58 |                |                 | Register Name: INTC_MASK_REG2  |
|-------------|----------------|-----------------|--|
| Bit         | Read/<br>Write | Default<br>/Hex | Description  |
| 31:0        | R/W            | 0x0             | Interrupt Source[95:64] Mask Bits.<br>0: No effect.<br>1: interrupt is masked.<br>If interrupt is enabled and the interrupt occurred, the interrupt pending bit will be set whether the corresponding interrupt mask bit is set. |

#### 11.4.20. Interrupt Response Register 0(Default: 0x00000000)

| Offset:0x60 |                |                 | Register Name: INTC_RESP_REG0 |
|-------------|----------------|-----------------|-------------------------------|
| Bit         | Read/<br>Write | Default<br>/Hex | Description                   |



|      | Write | /Hex |  |
|------|-------|------|--|
| 31:0 | R/W   | 0x0  | Interrupt response bit.<br>If the corresponding bit is set, the interrupt with the lower or the same priority level is masked. |

#### 11.4.21. Interrupt Response Register 1(Default: 0x00000000)

| Offset:0x64 |                |                 | Register Name: INTC_RESP_REG1  |
|-------------|----------------|-----------------|--|
| Bit         | Read/<br>Write | Default<br>/Hex | Description  |
| 31:0        | R/W            | 0x0             | Interrupt response bit.<br>If the corresponding bit is set, the interrupt with the lower or the same priority level is masked. |

#### 11.4.22. Interrupt Response Register 2(Default: 0x00000000)

| Offset:0x68 |                |                 | Register Name: INTC_RESP_REG2  |
|-------------|----------------|-----------------|--|
| Bit         | Read/<br>Write | Default<br>/Hex | Description  |
| 31:0        | R/W            | 0x0             | Interrupt response bit.<br>If the corresponding bit is set, the interrupt with the lower or the same priority level is masked. |

#### 11.4.23. Interrupt Fast Forcing Register 0(Default: 0x0)

| Offset:0x70 |                |                 | Register Name: INTC_FF_REG0   |
|-------------|----------------|-----------------|---|
| Bit         | Read/<br>Write | Default<br>/Hex | Description   |
| 31:0        | W              | 0x0             | Enables the fast forcing feature on the corresponding interrupt source[31:0].<br>0: No effect.<br>1: Forcing the corresponding interrupt.<br>Setting this bit can be valid only when the corresponding interrupt enable bit is set. |

#### 11.4.24. Interrupt Fast Forcing Register 1(Default: 0x0)

| Offset:0x74 |                |                 | Register Name: INTC_FF_REG1 |
|-------------|----------------|-----------------|-----------------------------|
| Bit         | Read/<br>Write | Default<br>/Hex | Description                 |



|      |   |     |  |
|------|---|-----|--|
| 31:0 | W | 0x0 | Enables the fast forcing feature on the corresponding interrupt source[63:32].<br>0: No effect.<br>1: Forcing the corresponding interrupt.<br>Setting this bit can be valid only when the corresponding interrupt enable bit is set. |
|------|---|-----|--|

#### 11.4.25. Interrupt Fast Forcing Register 2(Default: 0x0)

| Offset:0x78 |            |             | Register Name: INTC_FF_REG2  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:0        | W          | 0x0         | Enables the fast forcing feature on the corresponding interrupt source[95:64].<br>0: No effect.<br>1: Forcing the corresponding interrupt.<br>Setting this bit can be valid only when the corresponding interrupt enable bit is set. |

#### 11.4.26. Interrupt Source Priority 0 Register(Default: 0x0)

| Offset:0x80 |            |             | Register Name: INTC_PPIO_REG0  |
|-------------|------------|-------------|--|
| Bit         | Read/Write | Default/Hex | Description  |
| 31:30       | R/W        | 0x0         | IRQ 15 Priority.<br>Set priority level for IRQ bit 15<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority |
| 29:28       | R/W        | 0x0         | IRQ 14 Priority.<br>Set priority level for IRQ bit 14<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority |
| 27:26       | R/W        | 0x0         | IRQ 13 Priority.<br>Set priority level for IRQ bit 13<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority |





| Offset:0x80 |     |     | Register Name: INTC_PRIO_REG0  |
|-------------|-----|-----|--|
| 25:24       | R/W | 0x0 | IRQ 12 Priority.<br>Set priority level for IRQ bit 12<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority |
| 23:22       | R/W | 0x0 | IRQ 11 Priority.<br>Set priority level for IRQ bit 11<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority |
| 21:20       | R/W | 0x0 | IRQ 10 Priority.<br>Set priority level for IRQ bit 10<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority |
| 19:18       | R/W | 0x0 | IRQ 9 Priority.<br>Set priority level for IRQ bit 9<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority   |
| 17:16       | R/W | 0x0 | IRQ 8 Priority.<br>Set priority level for IRQ bit 8<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority   |
| 15:14       | R/W | 0x0 | IRQ 7 Priority.<br>Set priority level for IRQ bit 7<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority   |
| 13:12       | R/W | 0x0 | IRQ 6 Priority.<br>Set priority level for IRQ bit 6<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority   |



| Offset:0x80 |     |     | Register Name: INTC_PRIO_REG0  |
|-------------|-----|-----|--|
| 11:10       | R/W | 0x0 | IRQ 5 Priority.<br>Set priority level for IRQ bit 5<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority |
| 9:8         | R/W | 0x0 | IRQ 4 Priority.<br>Set priority level for IRQ 4<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x2 level 2<br>Level3 = 0x3 level 3, highest priority     |
| 7:6         | R/W | 0x0 | IRQ 3 Priority.<br>Set priority level for IRQ bit 3<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 5:4         | R/W | 0x0 | IRQ 2 Priority.<br>Set priority level for IRQ bit 2<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 3:2         | R/W | 0x0 | IRQ 1 Priority.<br>Set priority level for IRQ bit 1<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 1:0         | /   | /   | /  |

Programs the priority level for all sources except FIQ source(source 0). The priority level can be between 0(lowest) and 7(highest).

#### 11.4.27. Interrupt Source Priority 1 Register (Default: 0x0)

| Offset:0x84 |                |                 | Register Name: INTC_PRIO_REG1                         |
|-------------|----------------|-----------------|---|
| Bit         | Read/<br>Write | Default<br>/Hex | Description   |
| 31:30       | R/W            | 0x0             | IRQ 31 Priority.<br>Set priority level for IRQ bit 31 |



| Offset:0x84 |     |     | Register Name: INTC_PRI0_REG1  |
|-------------|-----|-----|--|
|             |     |     | Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority  |
| 29:28       | R/W | 0x0 | IRQ 30 Priority.<br>Set priority level for IRQ bit 30<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 27:26       | R/W | 0x0 | IRQ 29 Priority.<br>Set priority level for IRQ bit 29<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 25:24       | R/W | 0x0 | IRQ 28 Priority.<br>Set priority level for IRQ bit 28<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 23:22       | R/W | 0x0 | IRQ 27 Priority.<br>Set priority level for IRQ bit 27<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 21:20       | R/W | 0x0 | IRQ 26 Priority.<br>Set priority level for IRQ bit 26<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 19:18       | R/W | 0x0 | IRQ 25 Priority.<br>Set priority level for IRQ bit 25<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 17:16       | R/W | 0x0 | IRQ 24 Priority.<br>Set priority level for IRQ bit 24  |



| Offset:0x84 |     |     | Register Name: INTC_PRIO_REG1  |
|-------------|-----|-----|--|
|             |     |     | Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority  |
| 15:14       | R/W | 0x0 | IRQ 23 Priority.<br>Set priority level for IRQ bit 23<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 13:12       | R/W | 0x0 | IRQ 22 Priority.<br>Set priority level for IRQ bit 22<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 11:10       | R/W | 0x0 | IRQ 21 Priority.<br>Set priority level for IRQ bit 21<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 9:8         | R/W | 0x0 | IRQ 20 Priority.<br>Set priority level for IRQ bit 20<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 7:6         | R/W | 0x0 | IRQ 19 Priority.<br>Set priority level for IRQ bit 19<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 5:4         | R/W | 0x0 | IRQ 18 Priority.<br>Set priority level for IRQ bit 18<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 3:2         | R/W | 0x0 | IRQ17_PRIO.<br>IRQ 17 Priority.  |



| Offset:0x84 |     |     | Register Name: INTC_PRIO_REG1   |
|-------------|-----|-----|---|
|             |     |     | Set priority level for IRQ bit 17<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority                                    |
| 1:0         | R/W | 0x0 | IRQ16_PRIO.<br>IRQ 16 Priority.<br>Set priority level for IRQ bit 16<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |

### 11.4.28. Interrupt Source Priority 2 Register(Default: 0x0)

| Offset:0x88 |            |             | Register Name: INTC_PRIO_REG2   |
|-------------|------------|-------------|---|
| Bit         | Read/Write | Default/Hex | Description   |
| 31:30       | R/W        | 0x0         | IRQ47_PRIO.<br>IRQ 47 Priority.<br>Set priority level for IRQ bit 47<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 29:28       | R/W        | 0x0         | IRQ46_PRIO.<br>IRQ 46 Priority.<br>Set priority level for IRQ bit 46<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 27:26       | R/W        | 0x0         | IRQ45_PRIO.<br>IRQ 45 Priority.<br>Set priority level for IRQ bit 45<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 25:24       | R/W        | 0x0         | IRQ44_RPIO.<br>IRQ 44 Priority.   |



| Offset:0x88 |     |     | Register Name: INTC_PRIO_REG2   |
|-------------|-----|-----|---|
|             |     |     | Set priority level for IRQ bit 44<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority                                    |
| 23:22       | R/W | 0x0 | IRQ43_PRIO.<br>IRQ 43 Priority.<br>Set priority level for IRQ bit 43<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 21:20       | R/W | 0x0 | IRQ42_PRIO.<br>IRQ 42 Priority.<br>Set priority level for IRQ bit 42<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 19:18       | R/W | 0x0 | IRQ41_PRIO.<br>IRQ 41 Priority.<br>Set priority level for IRQ bit 41<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 17:16       | R/W | 0x0 | IRQ40_PRIO.<br>IRQ 40 Priority.<br>Set priority level for IRQ bit 40<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 15:14       | R/W | 0x0 | IRQ39_PRIO.<br>IRQ 39 Priority.<br>Set priority level for IRQ bit 39<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 13:12       | R/W | 0x0 | IRQ38_PRIO.<br>IRQ 38 Priority.   |



| Offset:0x88 |     |     | Register Name: INTC_PRIO_REG2   |
|-------------|-----|-----|---|
|             |     |     | Set priority level for IRQ bit 38<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority                                    |
| 11:10       | R/W | 0x0 | IRQ37_PRIO.<br>IRQ 37 Priority.<br>Set priority level for IRQ bit 37<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 9:8         | R/W | 0x0 | IRQ36_PRIO.<br>IRQ 36 Priority.<br>Set priority level for IRQ bit 36<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 7:6         | R/W | 0x0 | IRQ35_PRIO.<br>IRQ 35 Priority.<br>Set priority level for IRQ bit 35<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 5:4         | R/W | 0x0 | IRQ34_PRIO.<br>IRQ 34 Priority.<br>Set priority level for IRQ bit 34<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 3:2         | R/W | 0x0 | IRQ33_PRIO.<br>IRQ 33 Priority.<br>Set priority level for IRQ bit 33<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 1:0         | R/W | 0x0 | IRQ32_PRIO.<br>IRQ 32 Priority.   |



|             |  |  |  |
|-------------|--|--|--|
| Offset:0x88 |  |  | Register Name: INTC_PRIO_REG2  |
|             |  |  | Set priority level for IRQ bit 32<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |

### 11.4.29. Interrupt Source Priority 3 Register(Default: 0x0)

| Offset:0x8C |                |                 | Register Name: INTC_PRIO_REG3   |
|-------------|----------------|-----------------|---|
| Bit         | Read/<br>Write | Default<br>/Hex | Description   |
| 31:30       | R/W            | 0x0             | IRQ63_PRIO.<br>IRQ 63 Priority.<br>Set priority level for IRQ bit 63<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 29:28       | R/W            | 0x0             | IRQ62_PRIO.<br>IRQ 62 Priority.<br>Set priority level for IRQ bit 62<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 27:26       | R/W            | 0x0             | IRQ61_PRIO.<br>IRQ 61 Priority.<br>Set priority level for IRQ bit 61<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 25:24       | R/W            | 0x0             | IRQ60_PRIO.<br>IRQ 60 Priority.<br>Set priority level for IRQ bit 60<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 23:22       | R/W            | 0x0             | IRQ59_PRIO.<br>IRQ 59 Priority.   |





| Offset:0x8C |     |     | Register Name: INTC_PRIO_REG3   |
|-------------|-----|-----|---|
|             |     |     | Set priority level for IRQ bit 59<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority                                    |
| 21:20       | R/W | 0x0 | IRQ58_PRIO<br>IRQ 58 Priority.<br>Set priority level for IRQ bit 58<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority  |
| 19:18       | R/W | 0x0 | IRQ57_PRIO.<br>IRQ 57 Priority.<br>Set priority level for IRQ bit 57<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 17:16       | R/W | 0x0 | IRQ56_PRIO.<br>IRQ 56 Priority.<br>Set priority level for IRQ bit 56<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 15:14       | R/W | 0x0 | IRQ55_PRIO.<br>IRQ 55 Priority.<br>Set priority level for IRQ bit 55<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 13:12       | R/W | 0x0 | IRQ54_PRIO.<br>IRQ 54 Priority.<br>Set priority level for IRQ bit 54<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 11:10       | R/W | 0x0 | IRQ53_PRIO.<br>IRQ 53 Priority.   |



| Offset:0x8C |     |     | Register Name: INTC_PRIO_REG3   |
|-------------|-----|-----|---|
|             |     |     | Set priority level for IRQ bit 53<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority                                    |
| 9:8         | R/W | 0x0 | IRQ52_PRIO.<br>IRQ 52 Priority.<br>Set priority level for IRQ bit 52<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 7:6         | R/W | 0x0 | IRQ51_PRIO.<br>IRQ 51 Priority.<br>Set priority level for IRQ bit 51<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 5:4         | R/W | 0x0 | IRQ50_PRIO.<br>IRQ 50 Priority.<br>Set priority level for IRQ bit 50<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 3:2         | R/W | 0x0 | IRQ49_PRIO.<br>IRQ 49 Priority.<br>Set priority level for IRQ bit 49<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 1:0         | R/W | 0x0 | IRQ48_PRIO.<br>IRQ 48 Priority.<br>Set priority level for IRQ bit 48<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |

**11.4.30. Interrupt Source Priority 4 Register(Default: 0x0)**

| Offset:0x90 |                |                 | Register Name: INTC_PRIO_REG5   |
|-------------|----------------|-----------------|---|
| Bit         | Read/<br>Write | Default<br>/Hex | Description   |
| 31:30       | R/W            | 0x0             | IRQ79_PRIO.<br>IRQ 79 Priority.<br>Set priority level for IRQ bit 79<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 29:28       | R/W            | 0x0             | IRQ78_PRIO.<br>IRQ 78 Priority.<br>Set priority level for IRQ bit 78<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 27:26       | R/W            | 0x0             | IRQ77_PRIO.<br>IRQ 77 Priority.<br>Set priority level for IRQ bit 77<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 25:24       | R/W            | 0x0             | IRQ76_PRIO.<br>IRQ 76 Priority.<br>Set priority level for IRQ bit 76<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 23:22       | R/W            | 0x0             | IRQ75_PRIO.<br>IRQ 75 Priority.<br>Set priority level for IRQ bit 75<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 21:20       | R/W            | 0x0             | IRQ74_PRIO.<br>IRQ 74 Priority.   |



| Offset:0x90 |     |     | Register Name: INTC_PRIO_REG5   |
|-------------|-----|-----|---|
|             |     |     | Set priority level for IRQ bit 74<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority                                    |
| 19:18       | R/W | 0x0 | IRQ73_PRIO.<br>IRQ 73 Priority.<br>Set priority level for IRQ bit 73<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 17:16       | R/W | 0x0 | IRQ72_PRIO.<br>IRQ 72 Priority.<br>Set priority level for IRQ bit 72<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 15:14       | R/W | 0x0 | IRQ71_PRIO.<br>IRQ 71 Priority.<br>Set priority level for IRQ bit 71<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 13:12       | R/W | 0x0 | IRQ70_PRIO.<br>IRQ 70 Priority.<br>Set priority level for IRQ bit 70<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 11:10       | R/W | 0x0 | IRQ69_PRIO.<br>IRQ 69 Priority.<br>Set priority level for IRQ bit 69<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 9:8         | R/W | 0x0 | IRQ68_PRIO.<br>IRQ 68 Priority.   |



| Offset:0x90 |     |     | Register Name: INTC_PRIO_REG5   |
|-------------|-----|-----|---|
|             |     |     | Set priority level for IRQ bit 68<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority                                    |
| 7:6         | R/W | 0x0 | IRQ67_PRIO.<br>IRQ 67 Priority.<br>Set priority level for IRQ bit 67<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 5:4         | R/W | 0x0 | IRQ66_PRIO.<br>IRQ 66 Priority.<br>Set priority level for IRQ bit 66<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 3:2         | R/W | 0x0 | IRQ65_PRIO.<br>IRQ 65 Priority.<br>Set priority level for IRQ bit 65<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |
| 1:0         | R/W | 0x0 | IRQ64_PRIO.<br>IRQ 64 Priority.<br>Set priority level for IRQ bit 64<br>Level0 = 0x0 level 0, lowest priority<br>Level1 = 0x1 level 1<br>Level2 = 0x1 level 2<br>Level3 = 0x1 level 3, highest priority |



## 12. DMA Controller

### 12.1. Overview

Many peripherals on the A10 use direct memory access (DMA) transfers. There are two kinds of DMA: Normal DMA with 8 channels and Dedicated DMA with 8 channels. For Normal DMA, ONLY one channel can be activated and the sequence is determined by the priority level. For Dedicated DMA, at most 8-channels can be activated at the same time as long as there is conflict of their source or destination.

Both Normal DMA and Dedicated DMA can support 8-bit/16-bit/32-bit data width. The data width of Source and Destination can be different, but the address should be consistently aligned. Although the increase mode of Normal DMA should be address aligned, but there is no need for its byte counter always goes in multiple. The Dedicated DMA can only transfer data between DRAM and modules. DMA Source Address, Destination Address can be modified even if DMA transfers have started.

### 12.2. DMA Register List

| Module Name | Base Address |
|-------------|--------------|
| DMA         | 0x01C02000   |

| Register Name           | Offset         | Description   |
|-------------------------|----------------|---|
| DMA_IRQ_EN_REG          | 0x0000         | DMA IRQ Enable  |
| DMA_IRQ_PEND_STA_REG    | 0x0004         | DMA IRQ Pending Status                                |
| NDMA_AUTO_GAT_REG       | 0x0008         | NDMA Auto Gating                                      |
| NDMA_CTRL_REG           | 0x100+N*0x20   | Normal DMA Configuration<br>(N=0,1,2,3,4,5,6,7)       |
| NDMA_SRC_ADDR_REG       | 0x100+N*0x20+4 | Normal DMA Source Address<br>(N=0,1,2,3,4,5,6,7)      |
| NDMA_DEST_ADDR_REG      | 0x100+N*0x20+8 | Normal DMA Destination Address<br>(N=0,1,2,3,4,5,6,7) |
| NDMA_BC_REG             | 0x100+N*0x20+C | Normal DMA Byte Counter<br>(N=0,1,2,3,4,5,6,7)        |
| DDMA_CFG_REG            | 0x300+N*0x20   | Dedicated DMA Configuration<br>(N=0,1,2,3,4,5,6,7)    |
| DDMA_SRC_START_ADDR_REG | 0x300+N*0x20+4 | Dedicated DMA Source Start                            |



|                                 |                   |  |
|---------------------------------|-------------------|--|
|                                 |                   | Address<br>(N=0,1,2,3,4,5,6,7)                                 |
| <b>DDMA_DEST_START_ADDR_REG</b> | 0x300+N*0x20+8    | Dedicated DMA Destination Start Address<br>(N=0,1,2,3,4,5,6,7) |
| <b>DDMA_BC_REG</b>              | 0x300+N*0x20+C    | Dedicated DMA Byte Counter<br>(N=0,1,2,3,4,5,6,7)              |
| <b>DDMA_PARA_REG</b>            | 0x300+N*0x20+0x18 | Dedicated DMA Parameter<br>(N=0,1,2,3,4,5,6,7)                 |

## 12.3. DMA Programmable Register

### 12.3.1. DMA IRQ Enable Register(Default: 0x00000000)

| Offset: 0x00 |            |             | Register Name: DMA_IRQ_EN_REG   |
|--------------|------------|-------------|---|
| Bit          | Read/Write | Default/Hex | Description   |
| 31           | R/W        | 0x0         | DDMA7_END_IRQ_EN.<br>Dedicated DMA 7 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 30           | R/W        | 0x0         | DDMA7_HF_IRQ_EN.<br>Dedicated DMA 7 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 29           | R/W        | 0x0         | DDMA6_END_IRQ_EN.<br>Dedicated DMA 6 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 28           | R/W        | 0x0         | DDMA6_HF_IRQ_EN.<br>Dedicated DMA 6 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 27           | R/W        | 0x0         | DDMA5_END_IRQ_EN.<br>Dedicated DMA 5 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 26           | R/W        | 0x0         | DDMA5_HF_IRQ_EN<br>Dedicated DMA 5 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable.  |
| 25           | R/W        | 0x0         | DDMA4_END_IRQ_EN<br>Dedicated DMA 4 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.  |
| 24           | R/W        | 0x0         | DDMA4_HF_IRQ_EN<br>Dedicated DMA 4 Half Transfer Interrupt Enable.                            |



|    |     |     |  |
|----|-----|-----|--|
|    |     |     | 0: Disable, 1: Enable.   |
| 23 | R/W | 0x0 | DDMA3_END_IRQ_EN<br>Dedicated DMA 3 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 22 | R/W | 0x0 | DDMA3_HF_IRQ_EN<br>Dedicated DMA 3 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 21 | R/W | 0x0 | DDMA2_END_IRQ_EN<br>Dedicated DMA 2 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 20 | R/W | 0x0 | DDMA2_HF_IRQ_EN<br>Dedicated DMA 2 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 19 | R/W | 0x0 | DDMA1_END_IRQ_EN<br>Dedicated DMA 1 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 18 | R/W | 0x0 | DDMA1_HF_IRQ_EN<br>Dedicated DMA 1 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 17 | R/W | 0x0 | DDMA0_END_IRQ_EN<br>Dedicated DMA 0 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 16 | R/W | 0x0 | DDMA0_HF_IRQ_EN<br>Dedicated DMA 0 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 15 | R/W | 0x0 | NDMA7_END_IRQ_EN.<br>Normal DMA 7 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.   |
| 14 | R/W | 0x0 | NDMA7_HF_IRQ_EN<br>Normal DMA 7 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable.    |
| 13 | R/W | 0x0 | NDMA6_END_IRQ_EN<br>Normal DMA 6 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.    |
| 12 | R/W | 0x0 | NDMA6_HF_IRQ_EN<br>Normal DMA 6 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable.    |
| 11 | R/W | 0x0 | NDMA5_END_IRQ_EN<br>Normal DMA 5 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable.    |
| 10 | R/W | 0x0 | NDMA5_HF_IRQ_EN<br>Normal DMA 5 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable.    |





|   |     |     |   |
|---|-----|-----|---|
| 9 | R/W | 0x0 | NDMA4_END_IRQ_EN<br>Normal DMA 4 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 8 | R/W | 0x0 | NDMA4_HF_IRQ_EN<br>Normal DMA 4 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 7 | R/W | 0x0 | NDMA3_END_IRQ_EN<br>Normal DMA 3 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 6 | R/W | 0x0 | NDMA3_HF_IRQ_EN<br>Normal DMA 3 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 5 | R/W | 0x0 | NDMA2_END_IRQ_EN<br>Normal DMA 2 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 4 | R/W | 0x0 | NDMA2_HF_IRQ_EN<br>Normal DMA 2 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 3 | R/W | 0x0 | NDMA1_END_IRQ_EN<br>Normal DMA 1 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 2 | R/W | 0x0 | NDMA1_HF_IRQ_EN<br>Normal DMA 1 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 1 | R/W | 0x0 | NDMA0_END_IRQ_EN<br>Normal DMA 0 End Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |
| 0 | R/W | 0x0 | NDMA0_HF_IRQ_EN<br>Normal DMA 0 Half Transfer Interrupt Enable.<br>0: Disable, 1: Enable. |

### 12.3.2.DMA IRQ Pending Status Register(Default: 0x00000000)

| Offset: 0x04 |                |                 | Register Name: DMA_IRQ_PEND_STA_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31           | R/W            | 0x0             | DDMA7_END_IRQ_PEND.<br>Dedicated DMA 7 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 30           | R/W            | 0x0             | DDMA7_HF_IRQ_PEND<br>Dedicated DMA 7 Half Transfer Interrupt Pending. Set 1 to the bit will   |



|    |     |     |  |
|----|-----|-----|--|
|    |     |     | clear it.<br>0: No effect, 1: Pending.   |
| 29 | R/W | 0x0 | DDMA6_END_IRQ_PEND<br>Dedicated DMA 6 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 28 | R/W | 0x0 | DDMA6_HF_IRQ_PEND<br>Dedicated DMA 6 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 27 | R/W | 0x0 | DDMA5_END_IRQ_PEND<br>Dedicated DMA 5 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 26 | R/W | 0x0 | DDMA5_HF_IRQ_PEND<br>Dedicated DMA 5 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 25 | R/W | 0x0 | DDMA4_END_IRQ_PEND<br>Dedicated DMA 4 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 24 | R/W | 0x0 | DDMA4_HF_IRQ_PEND<br>Dedicated DMA 4 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 23 | R/W | 0x0 | DDMA3_END_IRQ_PEND<br>Dedicated DMA 3 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 22 | R/W | 0x0 | DDMA3_HF_IRQ_PEND<br>Dedicated DMA 3 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 21 | R/W | 0x0 | DDMA2_END_IRQ_PEND<br>Dedicated DMA 2 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 20 | R/W | 0x0 | DDMA2_HF_IRQ_PEND<br>Dedicated DMA 2 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 19 | R/W | 0x0 | DDMA1_END_IRQ_PEND   |



|    |     |     |  |
|----|-----|-----|--|
|    |     |     | Dedicated DMA 1 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.                       |
| 18 | R/W | 0x0 | DDMA1_HF_IRQ_PEND<br>Dedicated DMA 1 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 17 | R/W | 0x0 | DDMA0_END_IRQ_PEND<br>Dedicated DMA 0 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 16 | R/W | 0x0 | DDMA0_HF_IRQ_PEND<br>Dedicated DMA 0 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 15 | R/W | 0x0 | NDMA7_END_IRQ_PEND.<br>Normal DMA 7 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 14 | R/W | 0x0 | NDMA7_HF_IRQ_PEND.<br>Normal DMA 7 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 13 | R/W | 0x0 | NDMA6_END_IRQ_PEND.<br>Normal DMA 6 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 12 | R/W | 0x0 | NDMA6_HF_IRQ_PEND.<br>Normal DMA 6 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 11 | R/W | 0x0 | NDMA5_END_IRQ_PEND.<br>Normal DMA 5 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 10 | R/W | 0x0 | NDMA5_HF_IRQ_PEND.<br>Normal DMA 5 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |
| 9  | R/W | 0x0 | NDMA4_END_IRQ_PEND.<br>Normal DMA 4 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending.   |



|   |     |     |  |
|---|-----|-----|--|
| 8 | R/W | 0x0 | NDMA4_HF_IRQ_PEND.<br>Normal DMA 4 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 7 | R/W | 0x0 | NDMA3_END_IRQ_PEND.<br>Normal DMA 3 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 6 | R/W | 0x0 | NDMA3_HF_IRQ_PEND.<br>Normal DMA 3 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 5 | R/W | 0x0 | NDMA2_END_IRQ_PEND.<br>Normal DMA 2 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 4 | R/W | 0x0 | NDMA2_HF_IRQ_PEND.<br>Normal DMA 2 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 3 | R/W | 0x0 | NDMA1_END_IRQ_PEND.<br>Normal DMA 1 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 2 | R/W | 0x0 | NDMA1_HF_IRQ_PEND.<br>Normal DMA 1 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 1 | R/W | 0x0 | NDMA0_END_IRQ_PEND.<br>Normal DMA 0 End Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |
| 0 | R/W | 0x0 | NDMA0_HF_IRQ_PEND.<br>Normal DMA 0 Half Transfer Interrupt Pending. Set 1 to the bit will clear it.<br>0: No effect, 1: Pending. |

### 12.3.3.NDMA Auto Gating Register(Default: 0x00000000)

| Offset: 0x08 |                |                 | Register Name: NDMA_AUTO_GAT_REG |
|--------------|----------------|-----------------|----------------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                      |



|       |     |     |   |
|-------|-----|-----|---|
| 31:17 | /   | /   | /.  |
| 16    | R/W | 0x0 | NDMA Auto Clock Gating bit<br>0: NDMA auto clock gating enable<br>1: NDMA auto clock gating disable<br>If NDMA works in continuous mode, this bit should be set to 1. |
| 15:0  | /   | /   | /   |

### 12.3.4. Normal DMA Configuration Register(Default:

**0x00000000)**

| Offset:<br>0x100+N*0x20<br>(N=0,1,2,3,4,5,6,7) |                |                 | Register Name: NDMA_CTRL_REG   |
|--|----------------|-----------------|--|
| Bit  | Read/<br>Write | Default<br>/Hex | Description  |
| 31   | R/W            | 0x0             | DMA_LOADING.<br>DMA Loading.<br>If set to 1, DMA will start and load the DMA registers to the shadow registers. The bit will hold on until the DMA finished. It will be cleared automatically.<br>Set 0 to the bit will reset the corresponding DMA channel. |
| 30   | R/W            | 0x0             | DMA_CONTI_MODE_EN.<br>DMA Continuous Mode Enable.<br>0: Disable, 1: Enable.  |
| 29:27  | R/W            | 0x0             | DMA_WAIT_STATE.<br>DMA Wait State.<br>0: wait for 0 DMA clock to request,<br>...<br>7: wait for 2 <sup>(n+1)</sup> DMA clock to request.   |
| 26:25  | R/W            | 0x0             | NDMA_DEST_DATA_WIDTH.<br>Normal DMA Destination Data Width.<br>00: 8-bit<br>01: 16-bit<br>10: 32-bit<br>11: /  |
| 24:23  | R/W            | 0x0             | DMA_DEST_BST_LEN.<br>DMA Destination Burst Length.<br>00: 1,<br>01: 4<br>10: 8<br>11: /.   |



|       |     |     |  |
|-------|-----|-----|--|
| 22    | R/W | 0x0 | DMA_DEST_SEC.<br>DMA Destination Security<br>0: secure, 1: non-secure.   |
| 21    | R/W | 0x0 | NDMA_DEST_ADDR_TYPE.<br>Normal DMA Destination Address Type.<br>0: Increment<br>1: No Change.  |
| 20:16 | R/W | 0x0 | NDMA_DEST_DRQ_TYPE.<br>Normal DMA Destination DRQ Type.<br>00000 : IR0-TX<br>00001 : IR1-TX<br>00010 : NC<br>00011 : IIS-TX<br>00100 : /<br>00101 : AC97-TX<br>00110 :<br>00111 :<br>01000 : UART0 TX<br>01001 : UART1 TX<br>01010 : UART2 TX<br>01011 : UART3 TX<br>01100 : UART4 TX<br>01101 : UART5 TX<br>01110 : UART6 TX<br>01111 : UART7 TX<br>10000 : HDMI DDC TX<br>10001 : /<br>10010 : /<br>10011 : Audio Codec D/A<br>10100 : /<br>10101 : SRAM(range : )<br>10110 : SDRAM<br>10111 : /<br>11000 : SPI0 TX<br>11001 : SPI1 TX<br>11010 : SPI2 TX<br>11011 : SPI3 TX<br>others : reserved. |
| 15    | R/W | 0x0 | BC_MODE_SEL.<br>BC mode select.<br>0 : normal mode(the value read back is equal to the value that is written)<br>1 : remain mode(the value read back is equal to the remain  |



|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | counter to be transferred).   |
| 14:11 | /   | /   | /   |
| 10:9  | R/W | 0x0 | NDMA_SRC_DATA_WIDTH.<br>Normal DMA Source Data Width.<br>00: 8-bit<br>01: 16-bit<br>10: 32-bit<br>11: /   |
| 8:7   | R/W | 0x0 | DMA_SRC_BST_LEN.<br>DMA Source Burst Length.<br>00: 1<br>01: 4<br>10: 8<br>11: /  |
| 6     | R/W | 0x0 | DMA_SRC_SEC.<br>DMA Source Security.<br>0 : secure, 1 : non-secure.   |
| 5     | R/W | 0x0 | NDMA_SRC_ADDR_TYPE.<br>Normal DMA Source Address Type.<br>0: Increment<br>1: No Change  |
| 4:0   | R/W | 0x0 | NDMA_SRC_DRQ_TYPE.<br>Normal DMA Source DRQ Type.<br>00000 : IR0-RX<br>00001 : IR1-RX<br>00010: /<br>00011 : IIS-RX<br>00100 : /<br>00101 : AC97-RX<br>00110 :<br>00111 : /<br>01000 : UART0 RX<br>01001 : UART1 RX<br>01010 : UART2 RX<br>01011 : UART3 RX<br>01100 : UART4 RX<br>01101 : UART5 RX<br>01110 : UART6 RX<br>01111 : UART7 RX<br>10000 : HDMI DDC RX<br>10001 : /<br>10010 : /<br>10011 : Audio Codec A/D |



|  |  |  |  |
|--|--|--|--|
|  |  |  | 10100 : /<br>10101 : SRAM(range : )<br>10110 : SDRAM<br>10111 : TP A/D<br>11000 : SPI0 RX<br>11001 : SPI1 RX<br>11010 : SPI2 RX<br>11011 : SPI3 RX<br>others : reserved. |
|--|--|--|--|

### 12.3.5. Normal DMA Source Address Register (Default:

**0x00000000)**

| <b>Offset:</b><br>$0x100+N*0x20+0x4$<br>(N=0,1,2,3,4,5,6,7) |                |                 | <b>Register Name:</b> NDMA_SRC_ADDR_REG      |
|---|----------------|-----------------|--|
| Bit   | Read/<br>Write | Default<br>/Hex | Description                                  |
| 31:0  | R/W            | 0x0             | NDMA_SRC_ADDR.<br>Normal DMA Source Address. |

### 12.3.6. Normal DMA Destination Address Register (Default:

**0x00000000)**

| <b>Offset:</b><br>$0x100+N*0x20+0x8$<br>(N=0,1,2,3,4,5,6,7) |                |                 | <b>Register Name:</b> NDMA_DEST_ADDR_REG           |
|---|----------------|-----------------|--|
| Bit   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:0  | R/W            | 0x0             | NDMA_DEST_ADDR.<br>Normal DMA Destination Address. |

### 12.3.7. Normal DMA Byte Counter Register (Default:

**0x00000000)**

|   |  |  |                                   |
|---|--|--|-----------------------------------|
| <b>Offset:</b><br>$0x100+N*0x20+0xC$<br>(N=0,1,2,3,4,5,6,7) |  |  | <b>Register Name:</b> NDMA_BC_REG |
|---|--|--|-----------------------------------|





| Bit   | Read/<br>Write | Default<br>/Hex | Description                          |
|-------|----------------|-----------------|--------------------------------------|
| 31:24 | /              | /               | /                                    |
| 23:0  | R/W            | 0x0             | NDMA_BC.<br>Normal DMA Byte Counter. |

Note: If ByteCounter=0, DMA will transfer no byte. The maximum value is 128k.

### 12.3.8.Dedicated DMA Configuration Register (Default:

**0x00000000)**

| Offset:<br>0x300+N*0x20<br>(N=0,1,2,3,4,5,6,7) |                |                     | Register Name: DDMA_CFG_REG   |
|--|----------------|---------------------|---|
| Bit  | Read<br>/Write | Defa<br>ult/H<br>ex | Description   |
| 31   | R/W            | 0x0                 | DMA_LOADING.<br>DMA Loading.<br>If set to 1, DMA will start and load the DMA registers to the shadow registers. The bit will hold on until the DMA finished. It will be cleared automatically.<br>Set 0 to the bit will stop the corresponding DMA channel and reset its state machine. |
| 30   | R              | 0x0                 | DMA_BSY_STA.<br>DMA Busy Status.<br>0: DMA idle, 1: DMA busy.   |
| 29   | R/W            | 0x0                 | DMA_CONT_MODE_EN.<br>DMA Continuous Mode Enable.<br>0: Disable, 1: Enable.  |
| 28   | R/W            | 0x0                 | DMA_DEST_SEC.<br>DMA Destination Security.<br>0: secure, 1: non-secure  |
| 27   | /              | /                   | /   |
| 26:25  | R/W            | 0x0                 | DMA_DEST_DATA_WIDTH.<br>DMA Destination Data Width.<br>00: 8-bit<br>01: 16-bit<br>10: 32-bit<br>11: /   |
| 24:23  | R/W            | 0x0                 | DMA_DEST_BST_LEN.<br>DMA Destination Burst Length.  |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | 00: 1,<br>01: 4.<br>10: 8<br>11: /   |
| 22:21 | R/W | 0x0 | DMA_ADDR_MODE.<br>DMA Destination Address Mode<br>DMA Source Address Mode<br>0x0: Linear Mode<br>0x1: IO Mode<br>0x2: Horizontal Page Mode<br>0x3: Vertical Page Mode  |
| 20:16 | R/W | 0x0 | DDMA_DEST_DRQ_TYPE.<br>Dedicated DMA Destination DRQ Type<br>0x0: SRAM memory<br>0x1: SDRAM memory<br>0x2: PATA<br>0x3: NAND Flash Controller (NFC)<br>0x4: USB0<br>0x5: /<br>0x6: Ethernet MAC Tx<br>0x7: /<br>0x8: SPI1 TX<br>0x9: /<br>0xA: Security System Tx<br>0xB: /<br>0xC: /<br>0xD: /<br>0xE: TCON0<br>0xF: TCON1<br>0x10: /<br>0x11: /<br>0x12: /<br>0x13: /<br>0x14: /<br>0x15: /<br>0x16: /<br>0x17: Memory Stick Controller (MSC)<br>0x18: HDMI Audio<br>0x19: /<br>0x1A: SPI0 TX<br>0x1B: /<br>0x1C: SPI2 TX<br>0x1D: / |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | 0x1E: SPI3 TX<br>0x1F: ./  |
| 15    | R/W | 0x0 | BC_MODE_SEL.<br>BC mode select.<br>0: normal mode(the value read back is equal to the value that is written)<br>1: remain mode(the value read back is equal to the remain counter to be transfered).                             |
| 14:13 | /   | /   | /  |
| 12    | R/W | 0x0 | DMA_SRC_SEC.<br>DMA Source Security.<br>0: secure, 1: non-secure.  |
| 11    | /   | /   | /  |
| 10:9  | R/W | 0x0 | DMA_SRC_DATA_WIDTH.<br>DMA Source Data Width.<br>00: 8-bit<br>01: 16-bit<br>10: 32-bit<br>11: /  |
| 8:7   | R/W | 0x0 | DMA_SRC_BST_LEN.<br>DMA Source Burst Length.<br>00: 1,<br>01: 4<br>10: 8<br>11: /.   |
| 6:5   | R/W | 0x0 | DMA_SRC_ADDR_MODE.<br>DMA Source Address Mode<br>0x0: Linear Mode<br>0x1: IO Mode<br>0x2: Horizontal Page Mode<br>0x3: Vertical Page Mode  |
| 4:0   | R/W | 0x0 | DDMA_SRC_DRQ_TYPE.<br>Dedicated DMA Source DRQ Type<br>0x0: SRAM memory<br>0x1: SDRAM memory<br>0x2: PATA<br>0x3: NAND Flash Controller (NFC)<br>0x4: USB0<br>0x5: /<br>0x6: /<br>0x7: Ethernet MAC Rx<br>0x8: /<br>0x9: SPI1 RX |



|  |  |  |  |
|--|--|--|--|
|  |  |  | 0xA: /<br>0xB: Security System Rx<br>0xC: /<br>0xD: /<br>0xE: /<br>0xF: /<br>0x10: /<br>0x11: /<br>0x12: /<br>0x13: /<br>0x14: /<br>0x15: /<br>0x16: /<br>0x17: Memory Stick Controller (MSC)<br>0x18: /<br>0x19: /<br>0x1A: /<br>0x1B: SPI0 RX.<br>0x1C: /<br>0x1D: SPI2 RX<br>0x1E: /<br>0x1F: . SPI3 RX |
|--|--|--|--|

### 12.3.9. Dedicated DMA Source Start Address Register(N=0:7)

| <b>Offset:</b><br>$0x300+N*0x20+0x4$<br>(N=0,1,2,3,4,5,6,7) |                |                 | <b>Register Name:</b> DDMA_SRC_START_ADDR_REG               |
|---|----------------|-----------------|---|
| Bit   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:0  | R/W            | x               | DDMA_SRC_START_ADDR.<br>Dedicated DMA Source Start Address. |

### 12.3.10. Dedicated DMA Destination Start Address Register

| <b>Offset:</b><br>$0x300+N*0x20+0x8$<br>(N=0,1,2,3,4,5,6,7) |                |                 | <b>Register Name:</b> DDMA_DEST_START_ADDR_REG                    |
|---|----------------|-----------------|---|
| Bit   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:0  | R/W            | x               | DDMA_DEST_START_ADDR.<br>Dedicated DMA Destination Start Address. |



### 12.3.11. Dedicated DMA Byte Counter Register

|  |                        |                         |   |
|--|------------------------|-------------------------|---|
| <b>Offset:</b><br><b>0x300+N*0x20+0xC</b><br>(N=0,1,2,3,4,5,6,7) |                        |                         | <b>Register Name: DDMA_BC_REG</b>       |
| <b>Bit</b>   | <b>Read/<br/>Write</b> | <b>Default<br/>/Hex</b> | <b>Description</b>                      |
| 31:25  | /                      | /                       | /                                       |
| 24:0   | R/W                    | x                       | DDMA_BC.<br>Dedicated DMA Byte Counter. |

Note: If ByteCounter=0, DMA will transfer no byte. The maximum value is 0x1000000.

### 12.3.12. Dedicated DMA Parameter Register

|   |                        |                         |   |
|---|------------------------|-------------------------|---|
| <b>Offset:</b><br><b>0x300+N*0x20+0x18</b><br>(N=0,1,2,3,4,5,6,7) |                        |                         | <b>Register Name: DDMA_PARA_REG</b>                   |
| <b>Bit</b>  | <b>Read/<br/>Write</b> | <b>Default<br/>/Hex</b> | <b>Description</b>                                    |
| 31:24   | R/W                    | 0x0                     | DEST_DATA_BLK_SIZE.<br>Destination Data Block Size n. |
| 23:16   | R/W                    | 0x0                     | DEST_WAIT_CYC.<br>Destination Wait Clock Cycles n     |
| 15:8  | R/W                    | 0x0                     | SRC_DATA_BLK_SIZE.<br>Source Data Block Size n.       |
| 7:0   | R/W                    | 0x0                     | SRC_WAIT_CYC.<br>Source Wait Clock Cycles n.          |

Note: If the counter=N, the value is N+1.



## 13. SDRAM Controller

### 13.1. Overview

The SDRAM Controller (DRAMC) provides a simple, flexible, burst-optimized interface to all in-dusty-standard double data rate II (DDR2) ordinary SDRAM and double data rate III (DDR3) ordinary SDRAM. It supports up to a 16G bits memory address space.

The DRAMC automatically handles memory management, initialization, and refresh operations. It gives the host CPU to a simple command interface, hiding details of the required address, page, and burst handling procedures. All memory parameters are runtime-configurable, including timing, memory setting, SDRAM type, and Extended-Mode-Register settings.

The DRAMC includes the following features:

- Support DDR2 SDRAM and DDR3 SDRAM
- Support Different Memory Device's Power Voltage of 1.5V and 1.8V
- Support DDR2/3 SDRAM of clock frequency up to DDR800
- Support Memory Capacity up to 16G bits (2G Bytes)
- Up to 2 chip select signals
- 15 address lines and three bank address lines
- Data IO size can up to 32-bit for DDR2 and DDR3 (x8, x16)
- Automatically generates initialization and refresh sequences
- Runtime-configurable parameters setting for application flexibility
- Clock frequency can be chosen for different application
- Priority of transferring through multiple ports is programmable
- Random read or write operation is supported



## 14. NAND Flash Controller

### 14.1. Overview

The NFC is the NAND Flash Controller which supports all NAND/MLC flash memory available in the market. New type flash can be supported by software re-configuration. The NFC can support 8 NAND flash with 1.8/3.3 V voltage supply. There are 8 separate chip select lines (CE#) for connecting up to 8 flash chips with 2 R/B signals.

The On-the-fly error correction code (ECC) is built-in NFC for enhancing reliability. BCH is implemented and it can detect and correct up to 64 bits error per 512 or 1024 bytes data. The on chip ECC and parity checking circuitry of NFC frees CPU for other tasks. The ECC function can be disabled by software.

The data can be transferred by DMA or by CPU memory-mapped IO method. The NFC provides automatic timing control for reading or writing external Flash. The NFC maintains the proper relativity for CLE, CE# and ALE control signal lines. Three kinds of mode are supported for serial read access. The conventional serial access is mode 0 and mode 1 is for EDO type and mode 2 for extension EDO type. NFC can monitor the status of R/B# signal line.

Block management and wear leveling management are implemented in software.

The NAND Flash Controller (NFC) includes the following features:

- Supports SLC/MLC/TLC flash and EF-NAND memory
- Software configure seed for randomize engine
- Software configure method for adaptability to a variety of system and memory types
- Supports 8-bit Data Bus Width
- Supports 1024, 2048, 4096, 8192, 16384 bytes size per page
- Up to 8 flash chips which are controlled by NFC\_CEx#
- Supports Conventional and EDO serial access method for serial reading Flash
- On-the-fly BCH error correction code which correcting up to 64 bits per 512 or 1024 bytes
- Corrected Error bits number information report
- ECC automatic disable function for all 0xff data
- NFC status information is reported by its' registers and interrupt is supported
- One Command FIFO
- External DMA is supported for transferring data
- Two 256x32-bit RAM for Pipeline Procession
- Support SDR, ONFI DDR and Toggle DDR NAND



## 15. SD/MMC Controller

### 15.1. Overview

The SD/MMC controller can be configured either as a Secure Digital Multimedia Card controller, which simultaneously supports Secure Digital memory (SD Memo), UHS-1 Card, Secure Digital I/O (SDIO), Multimedia Cards (MMC), eMMC Card and Consumer Electronics Advanced Transport Architecture (CE-ATA).

The SD/MMC controller includes the following features:

- Supports Secure Digital memory protocol commands (up to SD3.0)
- Supports Secure Digital I/O protocol commands
- Supports Multimedia Card protocol commands (up to MMC4.3)
- Supports CE-ATA digital protocol commands
- Supports eMMC boot operation and alternative boot operation
- Supports UHS-1 card voltage switching and DDR R/W operation
- Supports Command Completion signal and interrupt to host processor and Command Completion Signal disable feature
- Supports one SD (Version 1.0 to 3.0) or MMC (Version 3.3 to 4.3) or CE-ATA device
- Supports hardware CRC generation and error detection
- Supports programmable baud rate
- Supports host pull-up control
- Supports SDIO interrupts in 1-bit and 4-bit modes
- Supports SDIO suspend and resume operation
- Supports SDIO read wait
- Supports block size of 1 to 65535 bytes
- Supports descriptor-based internal DMA controller
- Internal 16x32-bit (64 bytes total) FIFO for data transfer
- Support 3.3 V and 1.8V IO pad

### 15.2. SD/MMC Timing Diagram

Please refer to relative Specifications as following:

- Physical Layer Specification Ver3.00 Final, 2009.04.16
- SDIO Specification Ver2.00
- Consumer Electronics Advanced Transport Architecture (CE-ATA – version 1.1)
- Multimedia Cards (MMC – version 4.2)
- JEDEC Standard – JESD84-44, Embedded Multimedia Card (eMMC) Card Product Standard





## 16. Two Wire Interface

### 16.1. Overview

This 2-Wire Controller is designed to be used as an interface between CPU host and the serial 2-Wire bus. It can support all the standard 2-Wire transfer, including Slave and Master. The communication to the 2-Wire bus is carried out on a byte-wise basis using interrupt or polled handshaking. This 2-Wire Controller can be operated in standard mode (100K bps) or fast-mode, supporting data rate up to 400K bps. Multiple Masters and 10-bit addressing Mode are supported for this specified application. General Call Addressing is also supported in Slave mode.

The 2-Wire Controller includes the following features:

- Software-programmable for Slave or Master
- Support Repeated START signal
- Support Multi-master systems
- 10-bit addressing with 2-Wire bus
- Performs arbitration and clock synchronization
- Own address and General Call address detection
- Interrupt on address detection
- Speeds up to 400Kbits/s ('fast mode')
- Support operation from a wide range of input clock frequencies

### 16.2. TWI Controller Timing Diagram

Data transferred are always in a unit of 8-bit (byte), followed by an acknowledge bit. The number of bytes that can be transmitted per transfer is unrestricted. Data is transferred in serial with the MSB first. Between each byte of data transfer, a receiver device will hold the clock line SCL low to force the transmitter into a wait state while waiting the response from microprocessor.

Data transfer with acknowledge is obligatory. The clock line is driven by the master all the time, including the acknowledge-related clock cycle, except for the SCL holding between each bytes. After sending each byte, the transmitter releases the SDA line to allow the receiver to pull down the SDA line and send an acknowledge signal (or leave it high to send a "not acknowledge") to the transmitter.

When a slave receiver doesn't acknowledge the slave address (unable to receive because of no resource available), the data line must be left high by the slave so that the master can then generate a STOP condition to abort the transfer. Slave receiver can also indicate not to want to send more data during a transfer by leave the acknowledge signal high. And the master should generate the STOP condition to abort the transfer.



Below diagram provides an illustration the relation of SDA signal line and SCL signal line on the 2-Wire serial bus.




Figure 16-1 2-Wire Timing Diagram

### 16.3. TWI Controller Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| TWI0        | 0x01C2AC00   |  |
| TWI1        | 0x01C2B000   |  |
| TWI2        | 0x01C2B400   |  |

| Register Name | Offset | Description                  |
|---------------|--------|------------------------------|
| TWI_ADDR      | 0x0000 | TWI Slave address            |
| TWI_XADDR     | 0x0004 | TWI Extended slave address   |
| TWI_DATA      | 0x0008 | TWI Data byte                |
| TWI_CNTR      | 0x000C | TWI Control register         |
| TWI_STAT      | 0x0010 | TWI Status register          |
| TWI_CCR       | 0x0014 | TWI Clock control register   |
| TWI_SRST      | 0x0018 | TWI Software reset           |
| TWI_EFR       | 0x001C | TWI Enhance Feature register |
| TWI_LCR       | 0x0020 | TWI Line Control register    |

### 16.4. TWI Controller Register Description

#### 16.4.1. TWI Slave Address Register

| Offset: 0x00 |            |         | Register Name: TWI_ADDR   |
|--------------|------------|---------|---|
|              |            |         | Default Value: 0x0000_0000  |
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |
| 7:1          | R/W        | 0       | SLA<br>Slave address <ul style="list-style-type: none"> <li>● 7-bit addressing<br/>SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0</li> <li>● 10-bit addressing</li> </ul> |



|   |     |   |   |
|---|-----|---|---|
|   |     |   | 1, 1, 1, 1, 0, SLAX[9:8]                                      |
| 0 | R/W | 0 | GCE<br>General call address enable<br>0: Disable<br>1: Enable |

Notes:

For 7-bit addressing:

SLA6 – SLA0 is the 7-bit address of the TWI when in slave mode. When the TWI receives this address after a START condition, it will generate an interrupt and enter slave mode. (SLA6 corresponds to the first bit received from the 2-Wire bus.) If GCE is set to '1', the TWI will also recognize the general call address (00h).

For 10-bit addressing:

When the address received starts with 11110b, the TWI recognizes this as the first part of a 10-bit address and if the next two bits match ADDR[2:1] (i.e. SLAX9 and SLAX8 of the device's extended address), it sends an ACK. (The device does not generate an interrupt at this point.) If the next byte of the address matches the XADDR register (SLAX7 – SLAX0), the TWI generates an interrupt and goes into slave mode.

## 16.4.2. TWI Extend Address Register

| <b>Offset: 0x04</b> |            |         | <b>Register Name: TWI_XADDR</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:8                | /          | /       | /  |
| 7:0                 | R/W        | 0       | SLAX<br>Extend Slave Address<br>SLAX[7:0]                            |

## 16.4.3. TWI Data Register

| <b>Offset: 0x08</b> |            |         | <b>Register Name: TWI_DATA</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:8                | /          | /       | /   |
| 7:0                 | R/W        | 0       | TWI_DATA<br>Data byte for transmitting or received                  |

## 16.4.4. TWI Control Register

|                     |                                |
|---------------------|--------------------------------|
| <b>Offset: 0x0C</b> | <b>Register Name: TWI_CNTR</b> |
|---------------------|--------------------------------|



|      |            |         | Default Value: 0x0000_0000   |
|------|------------|---------|--|
| Bit  | Read/Write | Default | Description  |
| 31:8 | /          | /       | /  |
| 7    | R/W        | 0       | <p><b>INT_EN</b><br/>Interrupt Enable</p> <p>1'b0: The interrupt line always low</p> <p>1'b1: The interrupt line will go high when INT_FLAG is set.</p>  |
| 6    | R/W        | 0       | <p><b>BUS_EN</b><br/>2-Wire Bus Enable</p> <p>1'b0: The 2-Wire bus inputs ISDA/ISCL are ignored and the 2-Wire Controller will not respond to any address on the bus</p> <p>1'b1: The TWI will respond to calls to its slave address – and to the general call address if the GCE bit in the ADDR register is set.</p> <p>Notes: In master operation mode, this bit should be set to '1'</p>   |
| 5    | R/W        | 0       | <p><b>M_STA</b><br/>Master Mode Start</p> <p>When M_STA is set to '1', TWI Controller enters master mode and will transmit a START condition on the bus when the bus is free. If the M_STA bit is set to '1' when the 2-Wire Controller is already in master mode and one or more bytes have been transmitted, then a repeated START condition will be sent. If the M_STA bit is set to '1' when the TWI is being accessed in slave mode, the TWI will complete the data transfer in slave mode then enter master mode when the bus has been released.</p> <p>The M_STA bit is cleared automatically after a START condition has been sent: writing a '0' to this bit has no effect.</p> |
| 4    | R/W        | 0       | <p><b>M_STP</b><br/>Master Mode Stop</p> <p>If M_STP is set to '1' in master mode, a STOP condition is transmitted on the 2-Wire bus. If the M_STP bit is set to '1' in slave mode, the TWI will behave as if a STOP condition has been received, but no STOP condition will be transmitted on the 2-Wire bus. If both M_STA and M_STP bits are set, the TWI will first transmit the STOP condition (if in master mode) then transmit the START condition.</p>   |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | The M_STP bit is cleared automatically: writing a '0' to this bit has no effect.   |
| 3   | R/W | 0 | <p><b>INT_FLAG</b><br/>Interrupt Flag</p> <p>INT_FLAG is automatically set to '1' when any of 28 (out of the possible 29) states is entered (see 'STAT Register' below). The only state that does not set INT_FLAG is state F8h. If the INT_EN bit is set, the interrupt line goes high when IFLG is set to '1'. If the TWI is operating in slave mode, data transfer is suspended when INT_FLAG is set and the low period of the 2-wire bus clock line (SCL) is stretched until '0' is written to INT_FLAG. The 2-wire clock line is then released and the interrupt line goes low.</p>   |
| 2   | R/W | 0 | <p><b>A_ACK</b><br/>Assert Acknowledge</p> <p>When A_ACK is set to '1', an Acknowledge (low level on SDA) will be sent during the acknowledge clock pulse on the 2-Wire bus if:</p> <ol style="list-style-type: none"> <li>1. Either the whole of a matching 7-bit slave address or the first or the second byte of a matching 10-bit slave address has been received.</li> <li>2. The general call address has been received and the GCE bit in the ADDR register is set to '1'.</li> <li>3. A data byte has been received in master or slave mode.</li> </ol> <p>When A_ACK is '0', a Not Acknowledge (high level on SDA) will be sent when a data byte is received in master or slave mode.</p> <p>If A_ACK is cleared to '0' in slave transmitter mode, the byte in the DATA register is assumed to be the 'last byte'. After this byte has been transmitted, the TWI will enter state C8h then return to the idle state (status code F8h) when INT_FLAG is cleared.</p> <p>The TWI will not respond as a slave unless A_ACK is set.</p> |
| 1:0 | R/W | 0 | /  |

**16.4.5. TWI Status Register**

| Offset: 0x10 |            |         | Register Name: TWI_STAT<br>Default Value: 0x0000_00F8   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |
| 7:0          | R          | 0xF8    | STA<br>Status Information Byte<br><b>Code Status</b><br>0x00: Bus error<br>0x08: START condition transmitted<br>0x10: Repeated START condition transmitted<br>0x18: Address + Write bit transmitted, ACK received<br>0x20: Address + Write bit transmitted, ACK not received<br>0x28: Data byte transmitted in master mode, ACK received<br>0x30: Data byte transmitted in master mode, ACK not received<br>0x38: Arbitration lost in address or data byte<br>0x40: Address + Read bit transmitted, ACK received<br>0x48: Address + Read bit transmitted, ACK not received<br>0x50: Data byte received in master mode, ACK transmitted<br>0x58: Data byte received in master mode, not ACK transmitted<br>0x60: Slave address + Write bit received, ACK transmitted<br>0x68: Arbitration lost in address as master, slave address + Write bit received, ACK transmitted<br>0x70: General Call address received, ACK transmitted<br>0x78: Arbitration lost in address as master, General Call address received, ACK transmitted<br>0x80: Data byte received after slave address received, ACK transmitted<br>0x88: Data byte received after slave address received, not ACK transmitted<br>0x90: Data byte received after General Call received, ACK transmitted<br>0x98: Data byte received after General Call received, not ACK transmitted<br>0xA0: STOP or repeated START condition received in slave mode |



|  |  |  |   |
|--|--|--|---|
|  |  |  | <p>0xA8: Slave address + Read bit received, ACK transmitted</p> <p>0xB0: Arbitration lost in address as master, slave address + Read bit received, ACK transmitted</p> <p>0xB8: Data byte transmitted in slave mode, ACK received</p> <p>0xC0: Data byte transmitted in slave mode, ACK not received</p> <p>0xC8: Last byte transmitted in slave mode, ACK received</p> <p>0xD0: Second Address byte + Write bit transmitted, ACK received</p> <p>0xD8: Second Address byte + Write bit transmitted, ACK not received</p> <p>0xF8: No relevant status information, INT_FLAG=0</p> <p>Others: Reserved</p> |
|--|--|--|---|

### 16.4.6. TWI Clock Register

| <b>Offset: 0x14</b> |            |         | <b>Register Name: TWI_CCR</b><br><b>Default Value: 0x0000_0000</b>  |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:7                | /          | /       | /   |
| 6:3                 | R/W        | 0       | CLK_M   |
|                     |            |         | <p>CLK_N</p> <p>The 2-Wire bus is sampled by the TWI at the frequency defined by F0:</p> $F_{\text{samp}} = F_0 = F_{\text{in}} / 2^{\text{CLK\_N}}$ <p>The TWI OSCL output frequency, in master mode, is F1 / 10:</p> $F_1 = F_0 / (\text{CLK\_M} + 1)$ $F_{\text{oscl}} = F_1 / 10 = F_{\text{in}} / (2^{\text{CLK\_N}} * (\text{CLK\_M} + 1) * 10)$ <p>For Example:</p> <p>Fin = 48Mhz (APB clock input)</p> <p>For 400kHz full speed 2Wire, CLK_N = 2, CLK_M=2</p> $F_0 = 48\text{M} / 2^2 = 12\text{Mhz}, F_1 = F_0 / (10 * (2+1)) = 0.4\text{Mhz}$ <p>For 100Khz standard speed 2Wire, CLK_N=2, CLK_M=11</p> $F_0 = 48\text{M} / 2^2 = 12\text{Mhz}, F_1 = F_0 / (10 * (11+1)) = 0.1\text{Mhz}$ |
| 2:0                 | R/W        | 0       |   |

### 16.4.7. TWI Soft Reset Register

|                     |                                |
|---------------------|--------------------------------|
| <b>Offset: 0x18</b> | <b>Register Name: TWI_SRST</b> |
|---------------------|--------------------------------|



|      |            |         | Default Value: 0x0000_0000  |
|------|------------|---------|---|
| Bit  | Read/Write | Default | Description   |
| 31:1 | /          | /       | /   |
| 0    | R/W        | 0       | SOFT_RST<br>Soft Reset<br>Write '1' to this bit to reset the TWI and clear to '0' when completing Soft Reset operation. |

### 16.4.8. TWI Enhance Feature Register

| Offset: 0x1C |            |         | Register Name: TWI_EFR<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:2         | /          | /       | /   |
| 0:1          | R/W        | 0       | DBN<br>Data Byte number follow Read Command Control<br>0— No Data Byte to be wrote after read command<br>1— Only 1 byte data to be wrote after read command<br>2— 2 bytes data can be wrote after read command<br>3— 3 bytes data can be wrote after read command |

### 16.4.9. TWI Line Control Register

| Offset: 0x20 |            |         | Register Name: TWI_LCR<br>Default Value: 0x0000_003a   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:6         | /          | /       | /  |
| 5            | R          | 1       | SCL_STATE<br>Current state of TWI_SCL<br>0 – low<br>1 - high   |
| 4            | R          | 1       | SDA_STATE<br>Current state of TWI_SDA<br>0 – low<br>1 - high   |
| 3            | R/W        | 1       | SCL_CTL<br>TWI_SCL line state control bit<br>When line control mode is enabled (bit[2] set), value of this bit decide the output level of TWI_SCL<br>0 – output low level<br>1 – output high level |





|   |     |   |  |
|---|-----|---|--|
| 2 | R/W | 0 | <p>SCL_CTL_EN<br/>TWI_SCL line state control enable<br/>When this bit is set, the state of TWI_SCL is control by the value of bit[3].<br/>0-disable TWI_SCL line control mode<br/>1-enable TWI_SCL line control mode</p> |
| 1 | R/W | 1 | <p>SDA_CTL<br/>TWI_SDA line state control bit<br/>When line control mode is enabled (bit[0] set), value of this bit decide the output level of TWI_SDA<br/>0 – output low level<br/>1 – output high level</p>            |
| 0 | R/W | 0 | <p>SDA_CTL_EN<br/>TWI_SDA line state control enable<br/>When this bit is set, the state of TWI_SDA is control by the value of bit[1].<br/>0-disable TWI_SDA line control mode<br/>1-enable TWI_SDA line control mode</p> |

### 16.4.10. TWI DVFS Control Register

| Offset: 0x24 |            |         | Register Name: TWI_DVFSCR<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:2         | /          | /       | /   |
| 2            | R/W        | 0       | <p>MS_PRIORITY<br/>CPU and DVFS BUSY set priority select<br/>0: CPU has higher priority<br/>1: DVFS has higher priority</p> |
| 1            | R/W        | 0       | <p>CPU_BUSY_SET<br/>CPU Busy set</p>  |
| 0            | R/W        | 0       | <p>DVFC_BUSY_SET<br/>DVFS Busy set</p>  |

Notes: This register is only implemented in TWI0.

## 16.5. TWI Controller Special Requirement

### 16.5.1. TWI Pin List

| Port Name | Width | Direction | Description |
|-----------|-------|-----------|-------------|
|-----------|-------|-----------|-------------|



|         |   |        |                      |
|---------|---|--------|----------------------|
| TWI_SCL | 1 | IN/OUT | TWI Clock line       |
| TWI_SDA | 1 | IN/OUT | TWI Serial Data line |

## 16.5.2. TWI Controller Operation

There are four operation modes on the 2-Wire bus which dictates the communications method. They are Master Transmit, Master Receive, Slave Transmit and Slave Receive. In general, CPU host controls TWI by writing commands and data to it's registers. The TWI interrupts the CPU host for the attention each time a byte transfer is done or a START/STOP conditions is detected. The CPU host can also poll the status register for current status if the interrupt mechanism is not disabled by the CPU host.

When the CPU host wants to start a bus transfer, it initiates a bus START to enter the master mode by setting IM\_STA bit in the 2WIRE\_CNTR register to high (before it must be low). The TWI will assert INT line and INT\_FLAG to indicate a completion for the START condition and each consequent byte transfer. At each interrupt, the micro-processor needs to check the 2WIRE\_STAT register for current status. A transfer has to be concluded with STOP condition by setting M\_STP bit high.

In Slave Mode, the TWI also constantly samples the bus and look for its own slave address during addressing cycles. Once a match is found, it is addressed and interrupt the CPU host with the corresponding status. Upon request, the CPU host should read the status, read/write 2WIRE\_DATA data register, and set the 2WIRE\_CNTR control register. After each byte transfer, a slave device always halt the operation of remote master by holding the next low pulse on SCL line until the microprocessor responds to the status of previous byte transfer or START condition.



## 17. SPI Interface

### 17.1. Overview

The SPI is the Serial Peripheral Interface which allows rapid data communication with less software interrupts. The SPI module contains one 64x8 receiver buffer (RXFIFO) and one 64x8 transmit buffer (TXFIFO). It can work at two modes: Master mode and Slave mode. It includes the following features:

- Full-duplex synchronous serial interface
- Configurable Master/Slave
- Up to four chip selects
- 8x64 FIFO for both transmit and receive data
- Configurable Polarity and phase of the Chip Select (SPI\_SS) and SPI Clock (SPI\_SCLK)
- Support Dedicated DMA

### 17.2. SPI Timing Diagram

The serial peripheral interface master uses the SPI\_SCLK signal to transfer data in and out of the shift register. Data is clocked using any one of four programmable clock phase and polarity combinations.

During Phase 0, Polarity 0 and Phase 1, Polarity 1 operations, output data changes on the falling clock edge and input data is shifted in on the rising edge.

During Phase 1, Polarity 0 and Phase 0, Polarity 1 operations, output data changes on the rising edges of the clock and is shifted in on falling edges.

The POL defines the signal polarity when SPI\_SCLK is in idle state. The SPI\_SCLK is high level when POL is '1' and it is low level when POL is '0'. The PHA decides whether the leading edge of SPI\_SCLK is used for setup or sample data. The leading edge is used for setup data when PHA is '1' and for sample data when PHA is '0'. The four kind of modes are listed below:

| SPI Mode | POL | PHA | Leading Edge    | Trailing Edge   |
|----------|-----|-----|-----------------|-----------------|
| 0        | 0   | 0   | Rising, Sample  | Falling, Setup  |
| 1        | 0   | 1   | Rising, Setup   | Falling, Sample |
| 2        | 1   | 0   | Falling, Sample | Rising, Setup   |
| 3        | 1   | 1   | Falling, Setup  | Rising, Sample  |




Figure 17-1 SPI Phase 0 Timing Diagram




Figure 17-2 SPI Phase 1 Timing Diagram

### 17.3. SPI Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| SPI0        | 0x01C05000   |  |
| SPI1        | 0x01C06000   |  |
| SPI2        | 0x01C17000   |  |
| SPI3        | 0x01C1F000   |  |

| Register Name | Offset | Description                    |
|---------------|--------|--------------------------------|
| SPI_RXDATA    | 0x00   | SPI RX Data register           |
| SPI_TXDATA    | 0x04   | SPI TX Data register           |
| SPI_CTL       | 0x08   | SPI Control register           |
| SPI_INTCTL    | 0x0C   | SPI Interrupt Control register |
| SPI_ST        | 0x10   | SPI Status register            |



|              |      |                                 |
|--------------|------|---------------------------------|
| SPI_DMACTL   | 0x14 | SPI DMA Control register        |
| SPI_WAIT     | 0x18 | SPI Wait Clock Counter register |
| SPI_CCTL     | 0x1C | SPI Clock Rate Control register |
| SPI_BC       | 0x20 | SPI Burst Counter register      |
| SPI_TC       | 0x24 | SPI Transmit Counter Register   |
| SPI_FIFO_STA | 0x28 | SPI FIFO Status register        |

## 17.4. SPI Register Description

### 17.4.1.SPI RX Data Register

| <b>Offset: 0x00</b> |            |         | <b>Register Name: SPI_RXDATA</b><br><b>Default Value: 0x0000_0000</b>   |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:0                | R          | 0       | <p>RDATA<br/>Receive Data</p> <p>In 8-bits SPI bus width, this register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are words in RXFIFO, the top word is returned and the RXFIFO depth is decreased by 1. In half-word accessing method, the two SPI bursts are returned and the RXFIFO depth is decrease by 2. In word accessing method, the four SPI bursts are returned and the RXFIFO depth is decreased by 4.</p> |

### 17.4.2.SPI TX Data Register

| <b>Offset: 0x04</b> |            |         | <b>Register Name: SPI_TXDATA</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:0                | W          | 0       | <p>TDATA<br/>Transmit Data</p>  |

### 17.4.3.SPI Control Register

| <b>Offset: 0x08</b> |            |         | <b>Register Name: SPI_CTL</b><br><b>Default Value: 0x0002_001C</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:20               | /          | /       | /  |
| 19                  | R/W        | 0       | SDC  |



|       |     |   |  |
|-------|-----|---|--|
|       |     |   | <p>Master Sample Data Control</p> <p>Set this bit to '1' to make the internal read sample point with a delay of half cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave.</p> <p>1 – delay internal read sample point<br/>0 – normal operation, do not delay internal read sample point</p> |
| 18    | R/W | 0 | <p>TP_EN</p> <p>Transmit Pause Enable</p> <p>In master mode, it is used to control transmit state machine to stop smart burst sending when RX FIFO is full.</p> <p>1 – stop transmit data when RXFIFO full<br/>0 – normal operation, ignore RXFIFO status</p>  |
| 17    | R/W | 1 | <p>SS_LEVEL</p> <p>When control SS signal manually (SPI_CTRL_REG.SS_CTRL==1), set this bit to '1' or '0' to control the level of SS signal.</p> <p>1 – set SS to high<br/>0 – set SS to low</p>  |
| 16    | R/W | 0 | <p>SS_CTRL</p> <p>SS Output Mode Select</p> <p>Usually, controller sends SS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTRL_REG.SS_LEVEL (bit [17]) to 1 or 0 to control the level of SS signal.</p> <p>1 – manual output SS<br/>0 – automatic output SS</p>   |
| 15    | R/W | 0 | <p>DHB</p> <p>Discard Hash Burst</p> <p>In master mode it controls whether discarding unused SPI bursts</p> <p>0: Receiving all SPI bursts in BC period<br/>1: Discard unused SPI bursts, only fetching the SPI bursts during dummy burst period. The bursts number is specified by WTC.</p>   |
| 14    | R/W | 0 | <p>DDB</p> <p>Dummy Burst Type</p> <p>0: The bit value of dummy SPI burst is zero<br/>1: The bit value of dummy SPI burst is one</p>   |
| 13:12 | R/W | 0 | <p>SS</p> <p>SPI Chip Select</p> <p>Select one of four external SPI Master/Slave Devices</p>   |



|    |     |   |   |
|----|-----|---|---|
|    |     |   | 00: SPI_SS0 will be asserted<br>01: SPI_SS1 will be asserted<br>10: SPI_SS2 will be asserted<br>11: SPI_SS3 will be asserted<br>Notes: This two bits can't be configured for SPI Engine.                              |
| 11 | R/W | 0 | RPSM<br>Rapids mode select<br>Select rapids operation for high speed read.<br>0: normal read mode<br>1: rapids read mode  |
| 10 | R/W | 0 | XCH<br>Exchange Burst<br>In master mode it is used to start to SPI burst<br>0: Idle<br>1: Initiates exchange. After finishing the SPI bursts transfer specified by BC, this bit is cleared to zero by SPI Controller. |
| 9  | R/W | 0 | RF_RST<br>RXFIFO Reset<br>Write '1' to reset the control portion of the receiver FIFO and treats the FIFO as empty.<br>It is 'self-clearing'. It is not necessary to clear this bit.                                  |
| 8  | R/W | 0 | TF_RST<br>TXFIFO Reset<br>Write '1' to reset the control portion of the transmit FIFO and treats the FIFO as empty.<br>It is 'self-clearing'. It is not necessary to clear this bit.                                  |
| 7  | R/W | 0 | SSCTL<br>In master mode, this bit selects the output wave form for the SPI_SSx signal.<br>0: SPI_SSx remains asserted between SPI bursts<br>1: Negate SPI_SSx between SPI bursts                                      |
| 6  | R/W | 0 | LMTF<br>LSB/ MSB Transfer First select<br>0: MSB first<br>1: LSB first  |
| 5  | R/W | 0 | DMAMC<br>SPI DMA Mode Control<br>0: Normal DMA mode<br>1: Dedicate DMA mode   |
| 4  | R/W | 1 | SSPOL<br>SPI Chip Select Signal Polarity Control<br>0: Active high polarity (0 = Idle)<br>1: Active low polarity (1 = Idle)   |



|   |     |   |  |
|---|-----|---|--|
| 3 | R/W | 1 | POL<br>SPI Clock Polarity Control<br>0: Active high polarity (0 = Idle)<br>1: Active low polarity (1 = Idle)                 |
| 2 | R/W | 1 | PHA<br>SPI Clock/Data Phase Control<br>0: Phase 0 (Leading edge for sample data)<br>1: Phase 1 (Leading edge for setup data) |
| 1 | R/W | 0 | MODE<br>SPI Function Mode Select<br>0: Slave Mode<br>1: Master Mode  |
| 0 | R/W | 0 | EN<br>SPI Module Enable Control<br>0: Disable<br>1: Enable   |

#### 17.4.4.SPI Interrupt Control Register

| Offset: 0x0C |            |         | Register Name: SPI_INTCTL<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:18        | /          | /       | /  |
| 17           | R/W        | 0       | SS_INT_EN<br>SSI Interrupt Enable<br>Chip Select Signal (SSx) from valid state to invalid state<br>0: Disable<br>1: Enable |
| 16           | R/W        | 0       | TX_INT_EN<br>Transfer Completed Interrupt Enable<br>0: Disable<br>1: Enable  |
| 15           | /          | /       | /  |
| 14           | R/W        | 0       | TF_UR_INT_EN<br>TXFIFO under run Interrupt Enable<br>0: Disable<br>1: Enable   |
| 13           | R/W        | 0       | TF_OF_INT_EN<br>TX FIFO Overflow Interrupt Enable<br>0: Disable<br>1: Enable   |
| 12           | R/W        | 0       | TF_E34_INT_EN  |





|    |     |   |  |
|----|-----|---|--|
|    |     |   | TX FIFO 3/4 Empty Interrupt Enable<br>0: Disable<br>1: Enable                        |
| 11 | R/W | 0 | TF_E14_INT_EN<br>TX FIFO 1/4 Empty Interrupt Enable<br>0: Disable<br>1: Enable       |
| 10 | R/W | 0 | TF_FL_INT_EN<br>TX FIFO Full Interrupt Enable<br>0: Disable<br>1: Enable             |
| 9  | R/W | 0 | TF_HALF_EMP_INT_EN<br>TX FIFO Half Empty Interrupt Enable<br>0: Disable<br>1: Enable |
| 8  | R/W | 0 | TX_EMP_INT_EN<br>TX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable           |
| 7  | /   | / | /  |
| 6  | R/W | 0 | RF_UR_INT_EN<br>RXFIFO under run Interrupt Enable<br>0: Disable<br>1: Enable         |
| 5  | R/W | 0 | RF_OF_INT_EN<br>RX FIFO Overflow Interrupt Enable<br>0: Disable<br>1: Enable         |
| 4  | R/W | 0 | RF_F34_INT_EN<br>RXFIFO 3/4 Full Interrupt Enable<br>0: Disable<br>1: Enable         |
| 3  | R/W | 0 | RF_F14_INT_EN<br>RX FIFO 1/4 Full Interrupt Enable<br>0: Disable<br>1: Enable        |
| 2  | R/W | 0 | RF_FU_INT_EN<br>RX FIFO Full Interrupt Enable<br>0: Disable<br>1: Enable             |
| 1  | R/W | 0 | RF_HALF_FU_INT_EN<br>RX FIFO Half Full Interrupt Enable<br>0: Disable                |



|   |     |   |  |
|---|-----|---|--|
|   |     |   | 1: Enable  |
| 0 | R/W | 0 | RF_RDY_INT_EN<br>RX FIFO Ready Interrupt Enable<br>0: Disable<br>1: Enable |

### 17.4.5.SPI Interrupt Status Register

| Offset: 0x10 |            |         | Register Name: SPI_INT_STA<br>Default Value: 0x0000_1B00   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31           | R          | 0       | INT_CBF<br>Interrupt Clear Busy Flag<br>0: clear interrupt flag done<br>1; clear interrupt flag busy   |
| 30:24        | /          | /       | /  |
| 23:20        | /          | /       | /  |
| 19:18        | /          | /       | /  |
| 17           | R/W        | 0       | SSI<br>SS Invalid Interrupt<br>When SSI is 1, it indicates that SS has changed from valid state to invalid state. Writing 1 to this bit clears it.   |
| 16           | R/W        | 0       | TC<br>Transfer Completed<br>In master mode, it indicates that all bursts specified by BC has been exchanged. In other condition, When set, this bit indicates that all the data in TXFIFO has been loaded in the Shift register, and the Shift register has shifted out all the bits. Writing 1 to this bit clears it.<br>0: Busy<br>1: Transfer Completed |
| 15           | /          | /       | /  |
| 14           | R/W        | 0       | TU<br>TXFIFO under run<br>This bit is set when if the TXFIFO is underrun. Writing 1 to this bit clears it.<br>0: TXFIFO is not underrun<br>1: TXFIFO is underrun   |
| 13           | R/W        | 0       | TO<br>TXFIFO Overflow<br>This bit is set when if the TXFIFO is overflow. Writing 1 to this bit clears it.  |



|    |     |   |   |
|----|-----|---|---|
|    |     |   | 0: TXFIFO is not overflow<br>1: TXFIFO is overflowed  |
| 12 | R/W | 1 | TE34<br>TXFIFO 3/4 empty<br>This bit is set if the TXFIFO is more than 3/4 empty.<br>Writing 1 to this bit clears it.   |
| 11 | R/W | 1 | TE14<br>TXFIFO 1/4 empty<br>This bit is set if the TXFIFO is more than 1/4 empty.<br>Writing 1 to this bit clears it.   |
| 10 | R/W | 0 | TF<br>TXFIFO Full<br>This bit is set when if the TXFIFO is full . Writing 1 to this bit clears it.<br>0: TXFIFO is not Full<br>1: TXFIFO is Full  |
| 9  | R/W | 1 | THE<br>TXFIFO Half empty<br>This bit is set if the TXFIFO is more than half empty.<br>Writing 1 to this bit clears it.<br>0: TXFIFO holds more than half words<br>1: TXFIFO holds half or fewer words |
| 8  | R/W | 1 | TE<br>TXFIFO Empty<br>This bit is set if the TXFIFO is empty. Writing 1 to this bit clears it.<br>0: TXFIFO contains one or more words.<br>1: TXFIFO is empty   |
| 7  | /   | / | /   |
| 6  | R/W | 0 | RU<br>RXFIFO Underrun<br>When set, this bit indicates that RXFIFO has underrun.<br>Writing 1 to this bit clears it.   |
| 5  | R/W | 0 | RO<br>RXFIFO Overflow<br>When set, this bit indicates that RXFIFO has overflowed.<br>Writing 1 to this bit clears it.<br>0: RXFIFO is available.<br>1: RXFIFO has overflowed.                         |
| 4  | R/W | 0 | RF34<br>RXFIFO 3/4 Full<br>This bit is set when the RXFIFO is 3/4 full . Writing 1 to this bit clears it.   |



|   |     |   |  |
|---|-----|---|--|
|   |     |   | 0: Not 3/4 Full<br>1: 3/4 Full   |
| 3 | R/W | 0 | RF14<br>RXFIFO 1/4 Full<br>This bit is set when the RXFIFO is 1/4 full . Writing 1 to this bit clears it.<br>0: Not 1/4 Full<br>1: 1/4 Full  |
| 2 | R/W | 0 | RF<br>RXFIFO Full<br>This bit is set when the RXFIFO is full . Writing 1 to this bit clears it.<br>0: Not Full<br>1: Full  |
| 1 | R/W | 0 | RHF<br>RXFIFO Half Full. This bit is set if the RXFIFO is half full ( $\geq 4$ words in RXFIFO) . Writing 1 to this bit clears it.<br>0: Less than 4 words are stored in RXFIFO.<br>1: Four or more words are available in RXFIFO. |
| 0 | R/W | 0 | RR<br>RXFIFO Ready<br>This bit is set any time there is one or more words stored in RXFIFO ( $\geq 1$ words) . Writing 1 to this bit clears it.<br>0: No valid data in RXFIFO<br>1: More than 1 word in RXFIFO                     |

### 17.4.6.SPI DMA Control Register

| Offset: 0x14 |            |         | Register Name: SPI_DMACTL<br>Default Value: 0x0000_0000                        |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:13        | /          | /       | /  |
| 12           | R/W        | 0       | TF_EMP34_DMA<br>TXFIFO3/4 Empty DMA Request Enable<br>0: Disable<br>1: Enable  |
| 11           | R/W        | 0       | TF_EMP14_DMA<br>TXFIFO 1/4 Empty DMA Request Enable<br>0: Disable<br>1: Enable |
| 10           | R/W        | 0       | TF_NF_DMA<br>TXFIFO Not Full DMA Request Enable                                |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | When enable, if more than one free room for burst, DMA request is asserted, else de-asserted.<br>0: Disable<br>1: Enable   |
| 9   | R/W | 0 | TF_HE_DMA<br>TXFIFO Half Empty DMA Request Enable<br>0: Disable<br>1: Enable   |
| 8   | R/W | 0 | TF_EMP_DMA<br>TXFIFO Empty DMA Request Enable<br>0: Disable<br>1: Enable   |
| 7:5 | /   | / | /  |
| 4   | R/W | 0 | RF_FU34_DMA<br>RXFIFO 3/4 Full DMA Request Enable<br>This bit enables/disables the RXFIFO 3/4 Full DMA Request.<br>0: Disable<br>1: Enable                               |
| 3   | R/W | 0 | RF_FU14_DMA<br>RXFIFO 1/4 Full DMA Request Enable<br>This bit enables/disables the RXFIFO 1/4 Full DMA Request.<br>0: Disable<br>1: Enable                               |
| 2   | R/W | 0 | RF_FU_DMA<br>RXFIFO Full DMA Request Enable<br>This bit enables/disables the RXFIFO Half Full DMA Request.<br>0: Disable<br>1: Enable                                    |
| 1   | R/W | 0 | RF_HF_DMA<br>RXFIFO Half Full DMA Request Enable<br>This bit enables/disables the RXFIFO Half Full DMA Request.<br>0: Disable<br>1: Enable                               |
| 0   | R/W | 0 | RF_RDY_DMA<br>RXFIFO Ready Request Enable<br>This bit enables/disables the RXFIFO Ready DMA Request when one or more than one words in RXFIFO<br>0: Disable<br>1: Enable |



### 17.4.7.SPI Wait Clock Register

| Offset: 0x18 |            |         | Register Name: SPI_WAIT<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:16        | /          | /       | /   |
| 15:0         | R/W        | 0       | <p>WCC<br/>Wait Clock Counter (In Master mode)<br/>These bits control the number of wait states to be inserted in data transfers. The SPI module counts SPI_SCLK by WCC for delaying next word data transfer.<br/>0: No wait states inserted<br/>N: N SPI_SCLK wait states inserted</p> |

### 17.4.8.SPI Clock Control Register

| Offset: 0x1C |            |         | Register Name: SPI_CCTL<br>Default Value: 0x0000_0002   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:13        | /          | /       | /   |
| 12           | R/W        | 0       | <p>DRS<br/>Divide Rate Select (Master Mode Only)<br/>0: Select Clock Divide Rate 1<br/>1: Select Clock Divide Rate 2</p>  |
| 11:8         | R/W        | 0       | <p>CDR1<br/>Clock Divide Rate 1 (Master Mode Only)<br/>This field selects the baud rate of the SPI_SCLK based on a division of the AHB_CLK. These bits allow SPI to synchronize with different external SPI devices. The max frequency is one quarter of AHB_CLK. The divide ratio is determined according to the following table using the equation: <math>2^{(n+1)}</math>. The SPI_SCLK is determined according to the following equation: <math>SPI\_CLK = AHB\_CLK / 2^{(n+1)}</math>.</p> |
| 7:0          | R/W        | 0x2     | <p>CDR2<br/>Clock Divide Rate 2 (Master Mode Only)<br/>The SPI_SCLK is determined according to the following equation: <math>SPI\_CLK = AHB\_CLK / (2^{*(n + 1)})</math>.</p>   |



### 17.4.9. SPI Burst Counter Register

| Offset: 0x20 |            |         | Register Name: SPI_BC<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:24        | /          | /       | /   |
| 23:0         | R/W        | 0       | BC<br>Burst Counter<br>In master mode, this field specifies the total burst number when SMC is 1.<br>0: 0 burst<br>1: 1 burst<br>...<br>N: N bursts |

### 17.4.10. SPI Transmit Counter Register

| Offset: 0x24 |            |         | Register Name: SPI_TC<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:24        | /          | /       | /   |
| 23:0         | R/W        | 0       | WTC<br>Write Transmit Counter<br>In master mode, this field specifies the burst number that should be sent to TXFIFO before automatically sending dummy burst when SMC is 1. For saving bus bandwidth, the dummy burst (all zero bits or all one bits) is sent by SPI Controller automatically.<br>0: 0 burst<br>1: 1 burst<br>...<br>N: N bursts |

### 17.4.11. SPI FIFO Status Register

| Offset: 0x28 |            |         | Register Name: SPI_FIFO_STA<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:25        | /          | /       | /   |
| 22:16        | R          | 0x0     | TF_CNT<br>TXFIFO Counter                                  |



|      |   |     |   |
|------|---|-----|---|
|      |   |     | These bits indicate the number of words in TXFIFO<br>0: 0 byte in TXFIFO<br>1: 1 byte in TXFIFO<br>...<br>...<br>63: 63 bytes in TXFIFO<br>64: 64 bytes in TXFIFO                             |
| 15:7 | / | /   | /   |
| 6:0  | R | 0x0 | RF_CNT<br>RXFIFO Counter<br>These bits indicate the number of words in RXFIFO<br>0: 0 byte in RXFIFO<br>1: 1 byte in RXFIFO<br>...<br>...<br>63: 63 bytes in RXFIFO<br>64: 64 bytes in RXFIFO |

### 17.4.12. SPI Special Requirement

### 17.4.13. SPI Pin List

The direction of SPI pin is different in two work modes: Master Mode and Slave Mode.

| Port Name   | Width | Direction(M) | Direction(S) | Description                               |
|-------------|-------|--------------|--------------|---|
| SPI_SCLK    | 1     | OUT          | IN           | SPI Clock                                 |
| SPI_MOSI    | 1     | OUT          | IN           | SPI Master Output Slave Input Data Signal |
| SPI_MISO    | 1     | IN           | OUT          | SPI Master Input Slave Output Data Signal |
| SPI_SS[3:0] | 4     | OUT          | IN           | SPI Chip Select Signal                    |

Notes: SPI0 module has four chip select signals and SPI1 module has only one chip select signal for pin saving.

### 17.4.14. SPI Module Clock Source and Frequency

The SPI module uses two clock source: AHB\_CLK and SPI\_CLK. The SPI\_SCLK can in the range from 3Khz to 100 MHZ and AHB\_CLK  $\geq$  2xSPI\_SCLK.

| Clock Name | Description                                      | Requirement               |
|------------|--|---------------------------|
| AHB_CLK    | AHB bus clock, as the clock source of SPI module | AHB_CLK $\geq$ 2xSPI_SCLK |
| SPI_CLK    | SPI serial input clock                           |                           |





## 18. UART Interface

### 18.1. Overview

The UART is used for serial communication with a peripheral, modem (data carrier equipment, DCE) or data set. Data is written from a master (CPU) over the APB bus to the UART and it is converted to serial form and transmitted to the destination device. Serial data is also received by the UART and stored for the master (CPU) to read back.

The UART contains registers to control the character length, baud rate, parity generation/checking, and interrupt generation. Although there is only one interrupt output signal from the UART, there are several prioritized interrupt types that can be responsible for its assertion. Each of the interrupt types can be separately enabled/disabled with the control registers.

The UART has 16450 and 16550 modes of operation, which are compatible with a range of standard software drivers. In 16550 mode, transmit and receive operations are both buffered by FIFOs. In 16450 mode, these FIFOs are disabled.

The UART supports word lengths from five to eight bits, an optional parity bit and 1, 1 ½ or 2 stop bits, and is fully programmable by an AMBA APB CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate transmit and receive FIFOs. Eight modem control lines and a diagnostic loop-back mode are provided. Interrupts can be generated for a range of TX Buffer/FIFO, RX Buffer/FIFO, Modem Status and Line Status conditions.

For integration in systems where Infrared SIR serial data format is required, the UART can be configured to have a software-programmable IrDA SIR Mode. If this mode is not selected, only the UART (RS232 standard) serial data format is available.

The UART includes the following features:

- Compatible with industry-standard 16550 UARTs
- 64-Bytes Transmit and receive data FIFOs
- DMA controller interface
- Software/ Hardware Flow Control
- Programmable Transmit Holding Register Empty interrupt
- Support IrDa 1.0 SIR
- Interrupt support for FIFOs, Status Change

## 18.2. UART Timing Diagram




Figure 18-1 UART Serial Data Format




Figure 18-2 Serial IrDA Data Format

## 18.3. UART Register List

There are 8 UART controllers. UART1 has full modem control signals, including RTS, CTS, DTR, DSR, DCD and RING signal. UART2/3 has two data flow control signals, including RTS and CTS. Other UART controller has only two data signals, including DIN and DOUT. All UART controllers can be configured as Serial IrDA.

| Module Name | Base Address |  |
|-------------|--------------|--|
| UART0       | 0x01C28000   |  |
| UART1       | 0x01C28400   |  |
| UART2       | 0x01C28800   |  |
| UART3       | 0x01C28C00   |  |
| UART4       | 0x01C29000   |  |
| UART5       | 0x01C29400   |  |
| UART6       | 0x01C29800   |  |
| UART7       | 0x01C29C00   |  |

| Register Name | Offset | Description                      |
|---------------|--------|----------------------------------|
| UART_RBR      | 0x00   | UART Receive Buffer Register     |
| UART_THR      | 0x00   | UART Transmit Holding Register   |
| UART_DLL      | 0x00   | UART Divisor Latch Low Register  |
| UART_DLH      | 0x04   | UART Divisor Latch High Register |
| UART_IER      | 0x04   | UART Interrupt Enable Register   |
| UART_IIR      | 0x08   | UART Interrupt Identity Register |



|           |      |                             |
|-----------|------|-----------------------------|
| UART_FCR  | 0x08 | UART FIFO Control Register  |
| UART_LCR  | 0x0C | UART Line Control Register  |
| UART_MCR  | 0x10 | UART Modem Control Register |
| UART_LSR  | 0x14 | UART Line Status Register   |
| UART_MSR  | 0x18 | UART Modem Status Register  |
| UART_SCH  | 0x1C | UART Scratch Register       |
| UART_USR  | 0x7C | UART Status Register        |
| UART_TFL  | 0x80 | UART Transmit FIFO Level    |
| UART_RFL  | 0x84 | UART_RFL                    |
| UART_HALT | 0xA4 | UART Halt TX Register       |

## 18.4. UART Register Description

### 18.4.1. UART Receiver Buffer Register

| Offset: 0x00 |            |         | Register Name: UART_RBR<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |
| 7:0          | R          | 0       | <p>RBR<br/>Receiver Buffer Register<br/>Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LSR) is set.</p> <p>If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</p> |

### 18.4.2. UART Transmit Holding Register

| Offset: 0x00 |            |         | Register Name: UART_THR<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |



|     |   |   |   |
|-----|---|---|---|
| 7:0 | W | 0 | <p><b>THR</b><br/>Transmit Holding Register</p> <p>Data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set.</p> <p>If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters of data may be written to the THR before the FIFO is full. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |
|-----|---|---|---|

### 18.4.3. UART Divisor Latch Low Register

|                     |                   |                |  |
|---------------------|-------------------|----------------|--|
| <b>Offset: 0x00</b> |                   |                | <b>Register Name: UART_DLL</b><br><b>Default Value: 0x0000_0000</b>  |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>   |
| 31:8                | /                 | /              | /  |
| 7:0                 | R/W               | 0              | <p><b>DLL</b><br/>Divisor Latch Low</p> <p>Lower 8 bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero).</p> <p>The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor).</p> <p>Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</p> |

### 18.4.4. UART Divisor Latch High Register

|                     |                   |                |   |
|---------------------|-------------------|----------------|---|
| <b>Offset: 0x04</b> |                   |                | <b>Register Name: UART_DLH</b><br><b>Default Value: 0x0000_0000</b> |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |



|      |     |   |   |
|------|-----|---|---|
| 31:8 | /   | / | /   |
| 7:0  | R/W | 0 | <p>DLH<br/>Divisor Latch High<br/>Upper 8 bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero).</p> <p>The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor).</p> <p>Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</p> |

### 18.4.5. UART Interrupt Enable Register

| Offset: 0x04 |            |         | Register Name: UART_IER<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |
| 7            | R/W        |         | <p>PTIME<br/>Programmable THRE Interrupt Mode Enable<br/>This is used to enable/disable the generation of THRE Interrupt.<br/>0: Disable<br/>1: Enable</p>  |
| 6:4          | /          | /       | /   |
| 3            | R/W        | 0       | <p>EDSSI<br/>Enable Modem Status Interrupt<br/>This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt.<br/>0: Disable<br/>1: Enable</p> |
| 2            | R/W        | 0       | <p>ELSI<br/>Enable Receiver Line Status Interrupt</p>   |



|   |     |   |   |
|---|-----|---|---|
|   |     |   | This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt.<br>0: Disable<br>1: Enable   |
| 1 | R/W | 0 | ETBEI<br>Enable Transmit Holding Register Empty Interrupt<br>This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt.<br>0: Disable<br>1: Enable  |
| 0 | R/W | 0 | ERBFI<br>Enable Received Data Available Interrupt<br>This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupts.<br>0: Disable<br>1: Enable |

### 18.4.6. UART Interrupt Identity Register

| Offset: 0x08 |            |         | Register Name: UART_IIR<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:8         | /          | /       | /  |
|              |            |         | FEFLAG<br>FIFOs Enable Flag<br>This is used to indicate whether the FIFOs are enabled or disabled.<br>00: Disable<br>11: Enable  |
| 7:6          | R          | 0       |  |
| 5:4          | /          | /       | /  |
|              |            |         | IID<br>Interrupt ID<br>This indicates the highest priority pending interrupt which can be one of the following types:<br>0000: modem status<br>0001: no interrupt pending<br>0010: THR empty |
| 3:0          | R          | 0x1     |  |



|  |  |  |   |
|--|--|--|---|
|  |  |  | <p>0100: received data available</p> <p>0110: receiver line status</p> <p>0111: busy detect</p> <p>1100: character timeout</p> <p>Bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</p> |
|--|--|--|---|

| Interrupt ID | Priority Level | Interrupt Type                  | Interrupt Source  | Interrupt Reset  |
|--------------|----------------|---------------------------------|---|--|
| 0001         | -              | None                            | None  | -  |
| 0110         | Highest        | Receiver line status            | Overrun/parity/ framing errors or break interrupt   | Reading the line status register   |
| 0100         | Second         | Received data available         | Receiver data available (non-FIFO mode or FIFOs disabled) or RCVR FIFO trigger level reached (FIFO mode and FIFOs enabled)          | Reading the receiver buffer register (non-FIFO mode or FIFOs disabled) or the FIFO drops below the trigger level (FIFO mode and FIFOs enabled)   |
| 1100         | Second         | Character timeout indication    | No characters in or out of the RCVR FIFO during the last 4 character times and there is at least 1 character in it during This time | Reading the receiver buffer register   |
| 0010         | Third          | Transmit holding register empty | Transmitter holding register empty (Program THRE Mode disabled) or XMIT FIFO at or below threshold (Program THRE Mode enabled)      | Reading the IIR register (if source of interrupt); or, writing into THR (FIFOs or THRE Mode not selected or disabled) or XMIT FIFO above threshold (FIFOs and THRE Mode selected and enabled). |
| 0000         | Fourth         | Modem status                    | Clear to send or data set ready or ring indicator or data carrier detect. Note that if auto flow                                    | Reading the Modem status Register  |



|      |       |                        |  |                                  |
|------|-------|------------------------|--|----------------------------------|
|      |       |                        | control mode is enabled, a change in CTS (that is, DCTS set) does not cause an interrupt.  |                                  |
| 0111 | Fifth | Busy detect indication | UART_16550_COMPATIBLE = NO and master has tried to write to the Line Control Register while the UART is busy (USR[0] is set to one). | Reading the UART status register |

### 18.4.7. UART FIFO Control Register

| Offset: 0x08 |            |         | Register Name: UART_FCR<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:8         | /          | /       | /  |
| 7:6          | W          | 0       | <p>RT<br/>RCVR Trigger</p> <p>This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation.</p> <p>00: 1 character in the FIFO<br/>01: FIFO ¼ full<br/>10: FIFO ½ full<br/>11: FIFO-2 less than full</p> |
| 5:4          | W          | 0       | <p>TFT<br/>TX Empty Trigger</p> <p>Writes have no effect when THRE_MODE_USER = Disabled. This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. It also determines when the dma_tx_req_n signal is asserted when in certain modes of operation.</p> <p>00: FIFO empty<br/>01: 2 characters in the FIFO<br/>10: FIFO ¼ full<br/>11: FIFO ½ full</p>   |
| 3            | W          | 0       | <p>DMAM<br/>DMA Mode</p> <p>0: Mode 0</p>  |





|   |   |   |   |
|---|---|---|---|
|   |   |   | 1: Mode 1   |
| 2 | W | 0 | <p>XFIFOR<br/>XMIT FIFO Reset</p> <p>This resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request.</p> <p>It is 'self-clearing'. It is not necessary to clear this bit.</p> |
| 1 | W | 0 | <p>RFIFOR<br/>RCVR FIFO Reset</p> <p>This resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request.</p> <p>It is 'self-clearing'. It is not necessary to clear this bit.</p>  |
| 0 | W | 0 | <p>FIFOE<br/>Enable FIFOs</p> <p>This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed both the XMIT and RCVR controller portion of FIFOs is reset.</p>                           |

### 18.4.8. UART Line Control Register

| Offset: 0x0C |            |         | Register Name: UART_LCR<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |
| 7            | R/W        | 0       | <p>DLAB<br/>Divisor Latch Access Bit</p> <p>It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers.</p> <p>0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)<br/>1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</p> |
| 6            | R/W        | 0       | <p>BC<br/>Break Control Bit</p> <p>This is used to cause a break condition to be transmitted to the receiving device. If set to one the</p>   |



|     |     |   |   |
|-----|-----|---|---|
|     |     |   | serial output is forced to the spacing (logic 0) state. When not in Loopback Mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE = Enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback Mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.  |
| 5   | /   | / | /   |
| 4   | R/W | 0 | <p>EPS<br/>Even Parity Select</p> <p>It is writeable only when UART is not busy (USR[0] is zero) and always writable readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one).</p> <p>0: Odd Parity<br/>1: Even Parity</p>   |
| 3   | R/W | 0 | <p>PEN<br/>Parity Enable</p> <p>It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively.</p> <p>0: parity disabled<br/>1: parity enabled</p>  |
| 2   | R/W | 0 | <p>STOP<br/>Number of stop bits</p> <p>It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If set to zero, one stop bit is transmitted in the serial data. If set to one and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit.</p> <p>0: 1 stop bit<br/>1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</p> |
| 1:0 | R/W | 0 | <p>DLS<br/>Data Length Select</p> <p>It is writeable only when UART is not busy (USR[0]</p>   |



|  |  |  |  |
|--|--|--|--|
|  |  |  | <p>is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows:</p> <p>00: 5 bits<br/>01: 6 bits<br/>10: 7 bits<br/>11: 8 bits</p> |
|--|--|--|--|

### 18.4.9.UART Modem Control Register

| Offset: 0x10 |            |         | Register Name: UART_MCR<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:7         | /          | /       | /  |
| 6            | R/W        | 0       | <p>SIRE<br/>SIR Mode Enable<br/>0: IrDA SIR Mode disabled<br/>1: IrDA SIR Mode enabled</p>   |
| 5            | R/W        | 0       | <p>AFCE<br/>Auto Flow Control Enable<br/>When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled.<br/>0: Auto Flow Control Mode disabled<br/>1: Auto Flow Control Mode enabled</p>   |
| 4            | R/W        | 0       | <p>LOOP<br/>Loop Back Mode<br/>0: Normal Mode<br/>1: Loop Back Mode<br/>This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] set to one), data on the sir_out_n line is held low, while serial data output is inverted and</p> |



|   |     |   |  |
|---|-----|---|--|
|   |     |   | looped back to the sir_in line.  |
| 3 | /   | / | /  |
| 2 | /   | / | /  |
| 1 | R/W | 0 | <p><b>RTS</b><br/>Request to Send</p> <p>This is used to directly control the Request to Send (rts_n) output. The Request To Send (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] set to one) and FIFOs enable (FCR[0] set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low.</p> <p>0: rts_n de-asserted (logic 1)<br/>1: rts_n asserted (logic 0)</p> <p>Note that in Loopback mode (MCR[4] set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</p> |
| 0 | R/W | 0 | <p><b>DTR</b><br/>Data Terminal Ready</p> <p>This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n.</p> <p>0: dtr_n de-asserted (logic 1)<br/>1: dtr_n asserted (logic 0)</p> <p>The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications.</p> <p>Note that in Loopback mode (MCR[4] set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</p>  |

### 18.4.10. UART Line Status Register

|                     |   |
|---------------------|---|
| <b>Offset: 0x14</b> | <b>Register Name: UART_LSR</b><br><b>Default Value: 0x0000_0060</b> |
|---------------------|---|



| Bit  | Read/Write | Default | Description  |
|------|------------|---------|--|
| 31:8 | /          | /       | /  |
| 7    | R          | 0       | <b>FIFOERR</b><br>RX Data Error in FIFO<br>When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to 1 when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided there are no subsequent errors in the FIFO.   |
| 6    | R          | 1       | <b>TEMT</b><br>Transmitter Empty<br>If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.  |
| 5    | R          | 1       | <b>THRE</b><br>TX Holding Register Empty<br>If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register.<br>If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.   |
| 4    | R          | 0       | <b>BI</b><br>Break Interrupt<br>This is used to indicate the detection of a break sequence on the serial input data.<br>If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sin, is held in a logic '0' state for longer than the sum of start time + data bits + parity + stop bits.<br>If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of start time + data bits + parity + stop bits. A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART.<br>In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. |



|   |   |   |  |
|---|---|---|--|
|   |   |   | Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.  |
| 3 | R | 0 | <p>FE<br/>Framing Error</p> <p>This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data.</p> <p>In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0: no framing error<br/>1: framing error</p> <p>Reading the LSR clears the FE bit.</p> |
| 2 | R | 0 | <p>PE<br/>Parity Error</p> <p>This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0: no parity error<br/>1: parity error</p> <p>Reading the LSR clears the PE bit.</p>  |
| 1 | R | 0 | <p>OE<br/>Overrun Error</p> <p>This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives</p>  |



|   |   |   |  |
|---|---|---|--|
|   |   |   | <p>in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost.</p> <p>0: no overrun error<br/>1: overrun error</p> <p>Reading the LSR clears the OE bit.</p> |
| 0 | R | 0 | <p>DR<br/>Data Ready</p> <p>This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO.</p> <p>0: no data ready<br/>1: data ready</p> <p>This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</p>  |

### 18.4.11. UART Modem Status Register

| Offset: 0x18 |            |         | Register Name: UART_MSR<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:8         | /          | /       | /  |
| 7            | R          | 0       | <p>DCD<br/>Line State of Data Carrier Detect</p> <p>This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set.</p> <p>0: dcd_n input is de-asserted (logic 1)<br/>1: dcd_n input is asserted (logic 0)</p> |
| 6            | R          | 0       | <p>RI<br/>Line State of Ring Indicator</p> <p>This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set.</p>  |



|   |   |   |   |
|---|---|---|---|
|   |   |   | <p>0: ri_n input is de-asserted (logic 1)<br/> 1: ri_n input is asserted (logic 0)</p>  |
| 5 | R | 0 | <p><b>DSR</b><br/> Line State of Data Set Ready<br/> This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART.<br/> 0: dsr_n input is de-asserted (logic 1)<br/> 1: dsr_n input is asserted (logic 0)<br/> In Loopback Mode (MCR[4] set to one), DSR is the same as MCR[0] (DTR).</p>                                       |
| 4 | R | 0 | <p><b>CTS</b><br/> Line State of Clear To Send<br/> This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART.<br/> 0: cts_n input is de-asserted (logic 1)<br/> 1: cts_n input is asserted (logic 0)<br/> In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</p>   |
| 3 | R | 0 | <p><b>DDCD</b><br/> Delta Data Carrier Detect<br/> This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read.<br/> 0: no change on dcd_n since last read of MSR<br/> 1: change on dcd_n since last read of MSR<br/> Reading the MSR clears the DDCCD bit.<br/> Note: If the DDCCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCCD bit is set when the reset is removed if the dcd_n signal remains asserted.</p> |
| 2 | R | 0 | <p><b>TERI</b><br/> Trailing Edge Ring Indicator<br/> This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read.<br/> 0: no change on ri_n since last read of MSR</p>   |





|   |   |   |   |
|---|---|---|---|
|   |   |   | 1: change on ri_n since last read of MSR<br>Reading the MSR clears the TERI bit.  |
| 1 | R | 0 | <p>DDSR<br/>Delta Data Set Ready</p> <p>This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read.</p> <p>0: no change on dsr_n since last read of MSR<br/>1: change on dsr_n since last read of MSR</p> <p>Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR).</p> <p>Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</p>      |
| 0 | R | 0 | <p>DCTS<br/>Delta Clear to Send</p> <p>This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read.</p> <p>0: no change on ctsdsr_n since last read of MSR<br/>1: change on ctsdsr_n since last read of MSR</p> <p>Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS).</p> <p>Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</p> |

### 18.4.12. UART Scratch Register

|                     |                   |                |   |
|---------------------|-------------------|----------------|---|
| <b>Offset: 0x1C</b> |                   |                | <b>Register Name: UART_SCH</b>  |
|                     |                   |                | <b>Default Value: 0x0000_0000</b>   |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| 31:8                | /                 | /              | /   |
| 7:0                 | R/W               | 0              | <p>SCRATCH_REG<br/>Scratch Register</p> <p>This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</p> |

**18.4.13. UART Status Register**

| Offset: 0x7C |            |         | Register Name: UART_USR<br>Default Value: 0x0000_0006   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:5         | /          | /       | /   |
| 4            | R          | 0       | <b>RFF</b><br>Receive FIFO Full<br>This is used to indicate that the receive FIFO is completely full.<br>0: Receive FIFO not full<br>1: Receive FIFO Full<br>This bit is cleared when the RX FIFO is no longer full.                |
| 3            | R          | 0       | <b>RFNE</b><br>Receive FIFO Not Empty<br>This is used to indicate that the receive FIFO contains one or more entries.<br>0: Receive FIFO is empty<br>1: Receive FIFO is not empty<br>This bit is cleared when the RX FIFO is empty. |
| 2            | R          | 1       | <b>TFE</b><br>Transmit FIFO Empty<br>This is used to indicate that the transmit FIFO is completely empty.<br>0: Transmit FIFO is not empty<br>1: Transmit FIFO is empty<br>This bit is cleared when the TX FIFO is no longer empty. |
| 1            | R          | 1       | <b>TFNF</b><br>Transmit FIFO Not Full<br>This is used to indicate that the transmit FIFO is not full.<br>0: Transmit FIFO is full<br>1: Transmit FIFO is not full<br>This bit is cleared when the TX FIFO is full.                  |
| 0            | R          | 0       | <b>BUSY</b><br>UART Busy Bit<br>0: Idle or inactive<br>1: Busy  |

**18.4.14. UART Transmit FIFO Level Register**

| <b>Offset: 0x80</b> |            |         | <b>Register Name: UART_TFL</b><br><b>Default Value: 0x0000_0000</b>                              |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:7                | /          | /       | /  |
| 6:0                 | R          | 0       | TFL<br>Transmit FIFO Level<br>This is indicates the number of data entries in the transmit FIFO. |

**18.4.15. UART Receive FIFO Level Register**

| <b>Offset: 0x84</b> |            |         | <b>Register Name: UART_RFL</b><br><b>Default Value: 0x0000_0000</b>                            |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:7                | /          | /       | /  |
| 6:0                 | R          | 0       | RFL<br>Receive FIFO Level<br>This is indicates the number of data entries in the receive FIFO. |

**18.4.16. UART Halt TX Register**

| <b>Offset: 0xA4</b> |            |         | <b>Register Name: UART_HALT</b><br><b>Default Value: 0x0000_0000</b>  |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:6                | /          | /       | /   |
| 5                   | R/W        | 0       | SIR_RX_INVERT<br>SIR Receiver Pulse Polarity Invert<br>0: Not invert receiver signal<br>1: Invert receiver signal                   |
| 4                   | R/W        | 0       | SIR_TX_INVERT<br>SIR Transmit Pulse Polarity Invert<br>0: Not invert transmit pulse<br>1: Invert transmit pulse                     |
| 3:1                 | /          | /       | /   |
| 0                   | R/W        | 0       | HALT_TX<br>Halt TX<br>This register is use to halt transmissions for testing, so that the transmit FIFO can be filled by the master |



|  |  |  |  |
|--|--|--|--|
|  |  |  | <p>when FIFOs are implemented and enabled.</p> <p>0 : Halt TX disabled</p> <p>1 : Halt TX enabled</p> <p>Note: If FIFOs are not enabled, the setting of the halt TX register has no effect on operation.</p> |
|--|--|--|--|

## 18.5. UART Special Requirement

### 18.5.1. UART Pin List

| Port Name  | Width | Direction | Description   |
|------------|-------|-----------|---|
| UART0_TX   | 1     | OUT       | UART Serial Bit output  |
| UART0_RX   | 1     | IN        | UART Serial Bit input   |
| UART1_TX   | 1     | OUT       | UART Serial Bit output  |
| UART1_RX   | 1     | IN        | UART Serial Bit input   |
| UART1_RTS  |       | OUT       | <p>UART Request To Send</p> <p>This active low output signal informs Modem that the UART is ready to send data</p>                          |
| UART1_CTS  |       | IN        | <p>UART Clear To End</p> <p>This active low signal is an input showing when Modem is ready to accept data</p>                               |
| UART1_DTR  |       | OUT       | <p>UART Data Terminal Ready</p> <p>This active low output signal informs Modem that the UART is ready to establish a communication link</p> |
| UART1_DSR  |       | IN        | <p>UART Data Set Ready</p> <p>This active low signal is an input indicating when Modem is ready to set up a link with the UART0</p>         |
| UART1_DCD  |       | IN        | <p>UART Data Carrier Detect</p> <p>This active low signal is an input indicating when Modem has detected a carrier</p>                      |
| UART1_RING |       | IN        | <p>UART Ring Indicator</p> <p>This active low signal is an input showing when Modem has sensed a ring signal on the telephone line</p>      |
| UART2_TX   | 1     | OUT       | UART Serial Bit output  |
| UART2_RX   | 1     | IN        | UART Serial Bit input   |
| UART2_RTS  | 1     | OUT       | <p>UART Request To Send</p> <p>This active low output signal informs Modem that the UART is ready to send data</p>                          |
| UART2_CTS  | 1     | IN        | <p>UART Clear To End</p> <p>This active low signal is an input showing when Modem is ready to accept data</p>                               |



|           |   |     |   |
|-----------|---|-----|---|
| UART3_TX  | 1 | OUT | UART Serial Bit output  |
| UART3_RX  | 1 | IN  | UART Serial Bit input   |
| UART3_RTS | 1 | OUT | UART Request To Send<br>This active low output signal informs Modem that the UART is ready to send data |
| UART3_CTS | 1 | IN  | UART Clear To End<br>This active low signal is an input showing when Modem is ready to accept data      |
| UART4_TX  | 1 | OUT | UART Serial Bit output  |
| UART4_RX  | 1 | IN  | UART Serial Bit input   |
| UART5_TX  | 1 | OUT | UART Serial Bit output  |
| UART5_RX  | 1 | IN  | UART Serial Bit input   |
| UART6_TX  | 1 | OUT | UART Serial Bit output  |
| UART6_RX  | 1 | IN  | UART Serial Bit input   |
| UART7_TX  | 1 | OUT | UART Serial Bit output  |
| UART7_RX  | 1 | IN  | UART Serial Bit input   |

# 19. IR Interface

## 19.1. Overview

Infrared Interface (IR) supports CIR, MIR, and FIR modes. The IR includes the following features:

- Compliant with IrDA 1.1 for MIR and FIR
- Full physical layer implementation
- Support 0.576 Mbit/sec and 1.152 Mbit/sec Medium Infrared (MIR) physical layer protocol
- Support 4 Mbit/sec FIR physical layer protocol defined by IrDA version 1.4
- Support CIR for remote control or wireless keyboard
- Hardware CRC16 for MIR and CRC32 for FIR
- Dual 16x8-bits FIFO for data transfer
- Programmable FIFO thresholds
- Support Interrupt and DMA

The IR block diagram is shown below:




Figure 19-1 IR Block Diagram

The MIR packet consists these fields: Two beginning flags (STA), An address, Control fields, Data fields, A frame check sequence (CRC) field and A minimum of one ending flag (STO).



|     |     |         |                  |       |     |
|-----|-----|---------|------------------|-------|-----|
| STA | STA | Address | Control and DATA | CRC16 | STO |
|-----|-----|---------|------------------|-------|-----|

MIR Packet Structure

The fields in MIR packet are defined as follows:

- STA, STO

The MIR use the same symbol, 8'b0111, 1110, for both STA and STO.

- 8-bits Address Field
- 8-bits Control Field plus up to 2045 bytes in the data field
- 16-bits CRC field

The address, control, data, and CRC fields are not transmitted in original form: They are first converted according to the MIR standards.

The FIR packet consists these fields: Preamble field (PA), Beginning flag (STA), Address (ADR), Control fields, Data fields, A frame check sequence (CRC) field and A minimum of one ending flag (STO).

|    |     |         |                  |       |     |
|----|-----|---------|------------------|-------|-----|
| PA | STA | Address | Control and DATA | CRC32 | STO |
|----|-----|---------|------------------|-------|-----|

FIR Packet Structure

The fields in FIR packet are defined as follow:

- PA— The preamble field is used by the receiver to establish phase lock. The preamble field consists of exactly sixteen repeated transmissions of the following stream of symbols:  
b'1000,0000,1010,1000
- STA—The STA consists of exactly one transmission of the following stream of symbols:  
b'0000,1100,0000,1100,0110,0000,0110,0000
- STO— The STO consists of exactly one transmission of a stream of symbols:  
b'0000,1100,0000,1100,0000,0110,0000,0110
- ACD—The payload data is encoded as 4 PPM. The encoded symbols reside in the ACD field and can be up to 2048 bytes long.
- CRC32—The CRC field consists of the 4 PPM encoded data, resulting from the IEEE 802 CRC32

algorithm for cyclic redundancy check as applied to the payload data contained in the packet.

For MIR data rates, the NZR modulation scheme is used. A '0' is represented by a light pulse. The optical pulse duration is nominally 1/4 of a bit duration. The LED is off when a '1' is transmitted.

| Data Bit | Data Symbol<br>(Address, Control and Data) |
|----------|--|
| 0        | 1000                                       |
| 1        | 0000                                       |

MIR Modulation Scheme

For 4 Mbit/s FIR, the modulation scheme is 4 PPM. In this modulation, a pair of bits is one data symbol. A data symbol is divided into four chips, only one of which contains an optical pulse. The nominal pulse duration is 125 ns. A '1' is represented by a light pulse.

|             |                   |
|-------------|-------------------|
| Data Symbol | 4 PPM Data Symbol |
|-------------|-------------------|



|    |      |
|----|------|
| 00 | 1000 |
| 01 | 0100 |
| 10 | 0010 |
| 11 | 0001 |

FIR Modulation Scheme

For 0.576Mbit/s MIR, the serial clock is 12 times of 0.576Mhz witch it is 6.912Mhz. For 1.152Mbit/s MIR, the serial clock is 12 times of 0.576Mhz witch it is 13.824Mhz. For 4Mbit/s FIR, the serial clock is 24Mhz.

| Mode        | Serial Clock Frequency(Mhz) |
|-------------|-----------------------------|
| MIR(0.576M) | 6.912 (12*0.576)            |
| MIR(1.152M) | 13.824 (12*1.152)           |
| FIR(4M)     | 24                          |

For saving CPU resource, CIR receiver is implemented in hardware. The CIR receiver samples the inputting signal on the programmable frequency and records these samples into RX FIFO when one CIR signal is found on the air. The CIR receiver uses Run-Length Code (RLC) to saving bandwidth. The FIFO is 8-bits width in the depth of 16 levels The MSB bit is used to record the parity of the receiving CIR signal. The high level is represented as '1' and the low level is represented as '0'. The rest 7 bits are used for the length of RLC. The maximum length is 128. If the duration of one level (high or low level) is more than 128, the another byte is used.

On the air, there are always some noise. One threshold can be set to filter these noise to reduce system loading and improve the system stability.

## 19.2. IR Timing Diagram

Please refer to IrDA Specification.

## 19.3. IR Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| IR0         | 0x01C21800   |  |
| IR1         | 0x01C21C00   |  |

| Register Name | Offset | Description                       |
|---------------|--------|-----------------------------------|
| IR_CTL        | 0x00   | IR Control Register               |
| IR_TXCTL      | 0x04   | IR Transmitter Configure Register |
| IR_TXADR      | 0x08   | IR Transmitter Address Register   |
| IR_TXCNT      | 0x0C   | IR Transmitter Counter Register   |
| IR_RXCTL      | 0x10   | IR Receiver Configure Register    |
| IR_RXADR      | 0x14   | IR Receiver Address Register      |
| IR_RXCNT      | 0x18   | IR Receiver Counter Register      |
| IR_TXFIFO     | 0x1C   | IR Transmitter FIFO Register      |





|           |      |   |
|-----------|------|---|
| IR_RXFIFO | 0x20 | IR Receiver FIFO Register                 |
| IR_TXINT  | 0x24 | IR Transmitter Interrupt Control Register |
| IR_TXSTA  | 0x28 | IR Transmitter Status Register            |
| IR_RXINT  | 0x2C | IR Receiver Interrupt Control Register    |
| IR_RXSTA  | 0x30 | IR Receiver Status Register               |
| IR_CIR    | 0x34 | CIR Configure Register                    |

## 19.4. IR Register Description

### 19.4.1. IR Control Register

| Offset: 0x00 |            |         | Register Name: IR_CTL<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:9         | /          | /       | /  |
| 8            | R/W        | 0       | CGPO<br>General Program Output (GPO) Control in CIR mode for TX Pin<br>0: Low level<br>1: High level   |
| 7:6          | /          | /       | /  |
| 5:4          | R/W        | 0       | MD<br>Irda Mode<br>00: 0.576 Mbit/s MIR mode<br>01: 1.152 Mbit/s MIR mode<br>10: 4.0 Mbit/s FIR mode<br>11: CIR mode for Remote control or wireless keyboard |
| 3            | R/W        | 0       | LOOP<br>Loop back test<br>0: Normal mode<br>1: Loop back test<br>When set '1', connecting the FRXD with the FTXD.  |
| 2            | R/W        | 0       | TXEN<br>Transmitter Block Enable<br>0: Disable<br>1: Enable  |
| 1            | R/W        | 0       | RXEN<br>Receiver Block Enable<br>0: Disable<br>1: Enable   |
| 0            | R/W        | 0       | GEN  |



|  |  |  |   |
|--|--|--|---|
|  |  |  | Global Enable<br>A disable on this bit overrides any other block or channel enables and flushes all FIFOs.<br>0: Disable<br>1: Enable |
|--|--|--|---|

## 19.4.2. IR Transmitter Configure Register

| Offset: 0x04 |            |         | Register Name: IR_TXCTL<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:6         | /          | /       | /  |
| 5            | R/W        | 0       | <b>PCF</b><br>Packet Complete by FIFO<br>This bit determines how a packet is completed if a TX FIFO underrun event occurs. Do not write software intentionally to cause underrun events. However, if due to erroneous conditions, the value of this bit selects between two recovery modes. Set the PCF based on system and upper layer IrDA protocol requirements.<br>0: Send CRC and STO fields<br>Send CRC16 and STO for MIR or CRC32 and STO for FIR<br>1: Send packet abort symbol<br>Send 7'b111,1111 for MIR or 8'b0000,0000 for FIR                            |
| 4            | /          | /       | /  |
| 3            | R/W        | 0       | <b>SIP</b><br>Transmit SIP<br>Writing '1' to this bit produces a "Serial Infrared Interaction Pulse" transmission.<br>Writing a '0' to this bit is ignored. This bit is always read as "0". If this bit is set while in the middle of the transfer, the packet will be ignored by IRDA controller. Don't Set SIP bit in the middle of transfer.<br>A SIP is defined as a 1.6us optical pulse of the transmitter followed by a 7.1us off time of the transmitter. It simulates a start pulse, causing the potentially interfering system to listen for at least 500 ms. |
| 2            | R/W        | 1       | <b>TPPI</b><br>Transmit Pulse Polarity Invert<br>0: Not invert transmit pulse<br>1: Invert transmit pulse  |



|     |   |   |   |
|-----|---|---|---|
| 1:0 | / | / | / |
|-----|---|---|---|

### 19.4.3. IR Transmitter Address Register

| Offset: 0x08 |            |         | Register Name: IR_TXADR<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:9         | /          | /       | /   |
| 8            | R/W        | 0       | <p>HAG<br/>Hardware Address Generator. When this bit is set, the content of the TPA bits is transmitted as a packet address. When the bit is cleared, the packet address is read from TX FIFO.</p> <p>0: Read packet address from TX FIFO<br/>1: Use TPA bits as packet address</p> |
| 7:0          | R/W        | 0       | <p>TPA<br/>Transmit Packet Address<br/>This field contains the 8-bit Transmit Packet Address. If the HAG bit is cleared, the TPA bits have no effect.</p>   |

### 19.4.4. IR Transmitter Counter Register

| Offset: 0x0C |            |         | Register Name: IR_TXCNT<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:11        | /          | /       | /   |
| 10:0         | R/W        | 0       | <p>TPL<br/>Transmit Packet Length<br/>This field contains the length of the address, control and data.<br/>The length are (N+1) bytes.<br/>11'd0: 1 bytes<br/>11'd1: 2 bytes<br/>11'd2: 3 bytes<br/>...<br/>11'd2046: 2047 bytes<br/>11'd2047: 2048 bytes</p> |



### 19.4.5. IR Receiver Configure Register

| Offset: 0x10 |            |         | Register Name: IR_RXCTL<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:4         | /          | /       | /   |
| 3            | R/W        | 0       | <p>RPA<br/>Receiver Packet Abort bit.<br/>Determines behavior of the RX FIFO upon detection of an illegal symbol. When an illegal symbol is detected, the DDE or CRCE bit in the receiver status register is set. If the RPA bit is set, the RX FIFO pointers are cleared and the receiver starts to search for the PA or STA fields for FIR and MIR mode, respectively. If RPA is cleared, the receiver continues to write to the RX FIFO.</p> <p>0: Does not clear the RX FIFO upon detection of an illegal symbol<br/>1: Clears the RX FIFO upon detection of illegal symbol</p> |
| 2            | R/W        | 1       | <p>RPPI<br/>Receiver Pulse Polarity Invert<br/>0: Not invert receiver signal<br/>1: Invert receiver signal</p>  |
| 1:0          | /          | /       | /   |

### 19.4.6. IR Receiver Address Register

| Offset: 0x14 |            |         | Register Name: IR_RXADR<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:9         | /          | /       | /  |
| 8            | R/W        | 0       | <p>RAM<br/>Receiver Address Match<br/>0: Does not need match address (RA). When a new packet is received, the address, control and data fields are filled into RX FIFO.<br/>1: Should match packet address to RA bits when a new packet is received. If address matched, the control and data fields are filled into RX FIFO excluding the address field.<br/>The value of this bit can be changed when the RXEN bit is cleared.</p> |



|     |     |   |  |
|-----|-----|---|--|
| 7:0 | R/W | 0 | RA<br>Receiver Address<br>The value of this bit can be changed when the RXEN bit is cleared. |
|-----|-----|---|--|

### 19.4.7. IR Receiver Counter Register

| <b>Offset: 0x18</b> |            |         | <b>Register Name: IR_RXCNT</b><br><b>Default Value: 0x0000_0000</b>  |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:12               | /          | /       | /  |
| 11:0                | R          | 0       | RPL<br>Receiver Packet Length<br>This field contains the length of the address, control and data.<br>The length are (N+1) bytes.<br>0: no bytes received<br>N: N bytes received<br>It can automatically clear by Irda Controller when new packet is found. |

### 19.4.8. IR Transmitter FIFO Register

| <b>Offset: 0x1C</b> |            |         | <b>Register Name: IR_TXFIFO</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:8                | /          | /       | /  |
| 7:0                 | W          | 0       | TX_DATA<br>Transmitter Byte FIFO                                     |

### 19.4.9. IR Receiver FIFO Register

| <b>Offset: 0x20</b> |            |         | <b>Register Name: IR_RXFIFO</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:8                | /          | /       | /  |
| 7:0                 | R          | 0       | RX_DATA<br>Receiver Byte FIFO  |

**19.4.10. IR Transmitter Interrupt Control Register**

| Offset: 0x24 |            |         | Register Name: IR_TXINT<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:12        | /          | /       | /   |
| 11:8         | R/W        | 0       | TEL<br>TX FIFO Empty Level for interrupt and DMA request<br>TRIGGER_LEVEL = TEL + 1   |
| 7:6          | /          | /       | /   |
| 5            | R/W        | 0       | DRQ_EN<br>TX FIFO Empty DMA Enable<br>0: Disable<br>1: Enable<br>When set to '1', the Transmitter FIFO DRQ is asserted if reaching TEL. The DRQ is de-asserted when condition fails or specified number data has been sent from host CPU.                   |
| 4            | R/W        | 0       | TEI_EN<br>TX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable<br>When set to '1', the Transmitter FIFO interrupt is asserted if reaching TEL. The interrupt is de-asserted when condition fails or specified number data has been sent from host CPU. |
| 3            | R/W        | 0       | TCI_EN<br>Transmit (including the CRC and STO fields) Complete Interrupt Enable<br>0: Disable<br>1: Enable  |
| 2            | R/W        | 0       | SIPEI_EN<br>Transmitter SIP End Interrupt Enable<br>0: Disable<br>1: Enable   |
| 1            | R/W        | 0       | TPEI_EN<br>Transmitter Packet (the address, control and data fields) End Interrupt Enable<br>0: Disable<br>1: Enable  |
| 0            | R/W        | 0       | TUI_EN<br>Transmitter FIFO Under run Interrupt Enable   |



|  |  |  |                         |
|--|--|--|-------------------------|
|  |  |  | 0: Disable<br>1: Enable |
|--|--|--|-------------------------|

### 19.4.11. IR Transmitter Status Register

| Offset: 0x28 |            |         | Register Name: IR_TXSTA<br>Default Value: 0x0000_1000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:13        | /          | /       | /   |
| 12:8         | R          | 0x10    | TA<br>TX FIFO Available Room Counter<br>0: TX FIFO full<br>1: TX FIFO 1 byte room for new data<br>2: TX FIFO 2 byte room for new data<br>...<br>15: TX FIFO 15 byte room for new data<br>16: TX FIFO 16 byte room for new data (full empty)<br>Others: Reserved |
| 7:5          | /          | /       | /   |
| 4            | R/W        | 1       | TE<br>TX FIFO Empty<br>0: TX FIFO not empty<br>1: TX FIFO empty by its level<br>This bit is cleared by writing a '1'.   |
| 3            | R/W        | 0       | TC<br>Transmit (including the CRC and STO fields) Complete<br>0: Transmission not completed<br>1: Transmission completed<br>This bit is cleared by writing a '1'.   |
| 2            | R/W        | 0       | SIPE<br>Transmitter SIP End<br>0: Transmission of SIP not completed<br>1: Transmission of SIP completed<br>This bit is cleared by writing a '1'.  |
| 1            | R/W        | 0       | TPE<br>Transmitter Packet End<br>0: Transmissions of address, control and data fields not completed<br>1: Transmissions of address, control and data fields completed<br>This bit is cleared by writing a '1'.  |
| 0            | R/W        | 0       | TU  |



|  |  |  |  |
|--|--|--|--|
|  |  |  | Transmitter FIFO Under Run<br>0: No transmitter FIFO under run<br>1: Transmitter FIFO under run<br>This bit is cleared by writing a '1'. |
|--|--|--|--|

### 19.4.12. IR Receiver Interrupt Control Register

| Offset: 0x2C |            |         | Register Name: IR_RXINT<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:12        | /          | /       | /   |
| 11:8         | R/W        | 0       | RAL<br>RX FIFO Available Received Byte Level for interrupt and DMA request<br>TRIGGER_LEVEL = RAL + 1   |
| 7:6          | /          | /       | /   |
| 5            | R/W        | 0       | DRQ_EN<br>RX FIFO DMA Enable<br>0: Disable<br>1: Enable<br>When set to '1', the Receiver FIFO DRQ is asserted if reaching RAL. The DRQ is de-asserted when condition fails.                 |
| 4            | R/W        | 0       | RAI_EN<br>RX FIFO Available Interrupt Enable<br>0: Disable<br>1: Enable<br>When set to '1', the Receiver FIFO IRQ is asserted if reaching RAL. The IRQ is de-asserted when condition fails. |
| 3            | R/W        | 0       | CRCL_EN<br>Receiver CRC Error Interrupt Enable<br>0: Disable<br>1: Enable   |
| 2            | R/W        | 0       | RISI_EN<br>Receiver Illegal Symbol Interrupt Enable<br>0: Disable<br>1: Enable  |
| 1            | R/W        | 0       | RPEI_EN<br>Receiver Packet End Interrupt Enable<br>0: Disable<br>1: Enable  |





|   |     |   |   |
|---|-----|---|---|
| 0 | R/W | 0 | ROI_EN<br>Receiver FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable |
|---|-----|---|---|

### 19.4.13. IR Receiver Status Register

| Offset: 0x30 |            |         | Register Name: IR_RXSTA<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:13        | /          | /       | /   |
| 12:8         | R          | 0       | RAC<br>RX FIFO Available Counter<br>0: No available data in RX FIFO<br>1: 1 byte available data in RX FIFO<br>2: 2 byte available data in RX FIFO<br>...<br>16: 16 byte available data in RX FIFO   |
| 7:5          | /          | /       | /   |
| 4            | R/W        | 0       | RA<br>RX FIFO Available<br>0: RX FIFO not available according its level<br>1: RX FIFO available according its level<br>This bit is cleared by writing a '1'.  |
| 3            | R/W        | 0       | CRC<br>Receiver CRC Error Flag<br>0: No CRC failure<br>1: CRC failure<br>This bit is cleared by writing a '1'.  |
| 2            | R/W        | 0       | RIS<br>Receiver Illegal Symbol Flag<br>0: No illegal symbols in address, control, data or CRC field<br>1: Illegal symbol in address, control, data or CRC field<br>This bit is cleared by writing a '1'.  |
| 1            | R/W        | 0       | RPE<br>Receiver Packet End Flag<br>0: STO was not detected. In CIR mode, one CIR symbol is receiving or not detected.<br>1: STO field or packet abort symbol (7'b0000,000 and 8'b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR symbol is received. |



|   |     |   |   |
|---|-----|---|---|
|   |     |   | This bit is cleared by writing a '1'.   |
| 0 | R/W | 0 | ROI<br>Receiver FIFO Overrun<br>0: Receiver FIFO not overrun<br>1: Receiver FIFO overrun<br>This bit is cleared by writing a '1'. |

#### 19.4.14. CIR Configure Register

| Offset: 0x34 |            |         | Register Name: IR_CIR<br>Default Value: 0x0000_1828  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:16        | /          | /       | /  |
| 15:8         | R/W        | 0x18    | <p>ITHR<br/>Idle Threshold for CIR</p> <p>The Receiver uses it to decide whether the CIR command has been received. If there is no CIR signal on the air, the receiver is staying in IDLE status. One active pulse will bring the receiver from IDLE status to Receiving status. After the CIR is end, the inputting signal will keep the specified level (high or low level) for a long time. The receiver can use this idle signal duration to decide that it has received the CIR command. The corresponding flag is asserted. If the corresponding interrupt is enable, the interrupt line is asserted to CPU.</p> <p>When the duration of signal keeps one status (high or low level) for the specified duration ( (ITHR + 1)*128 sample_clk ), this means that the previous CIR command has been finished.</p> |
| 7:2          | R/W        | 0xa     | <p>NTHR<br/>Noise Threshold for CIR</p> <p>When the duration of signal pulse (high or low level) is less than NTHR, the pulse is taken as noise and should be discarded by hardware.</p> <p>0: all samples are recorded into RX FIFO<br/>1: If the signal is only one sample duration, it is taken as noise and discarded.<br/>2: If the signal is less than (<math>\leq</math>) two sample duration, it is taken as noise and discarded.<br/>...<br/>61: if the signal is less than (<math>\leq</math>) sixty-one sample duration, it is taken as noise and discarded.</p>  |



|     |      |   |   |
|-----|------|---|---|
| 1:0 | R/W  | 0 | <p><b>SCS</b></p> <p>Sample Clock Select for CIR</p> <p>0: CIR sample_clk is ir_clk/64</p> <p>1: CIR sample_clk is ir_clk/128</p> <p>2: CIR sample_clk is ir_clk/256</p> <p>3: CIR sample_clk is ir_clk/512</p>   |
| 6   | R/W  | 0 | <p><b>FPR</b></p> <p><b>Force Port Resume</b></p> <p>1 = Resume detected/driven on port. 0 = No resume (K-state) detected/ driven on port. Default value = 0.</p> <p>This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspend and software transitions this bit to a one, then the effects on the bus are undefined.</p> <p>Software sets this bit to a 1 drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.</p> <p>Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero.</p> <p>This field is zero if Port Power is zero.</p> |
| 5   | R/WC | 0 | <p><b>OCC</b></p> <p><b>Over-current Change</b></p> <p>Default = 0. This bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.</p>   |
| 4   | R    | 0 | <p><b>OCA</b></p>   |



|   |      |   |   |
|---|------|---|---|
|   |      |   | <p><b>Over-current Active</b></p> <p>0 = This port does not have an over-current condition. 1 = This port currently has an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.</p> <p>The default value of this bit is '0'.</p>   |
| 3 | R/WC | 0 | <p><b>PEDC</b></p> <p><b>Port Enable/Disable Change</b></p> <p>Default = 0. 1 = Port enabled/disabled status has changed. 0 = No change.</p> <p>For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it.</p> <p>This field is zero if Port Power is zero.</p>  |
| 2 | R/W  | 0 | <p><b>PED</b></p> <p><b>Port Enabled/Disabled</b></p> <p>1=Enable, 0=Disable. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.</p> <p>Ports can be disabled by either a fault condition(disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.</p> <p>When the port is disabled, downstream propagation of data is blocked on this port except for reset.</p> <p>The default value of this field is '0'.</p> <p>This field is zero if Port Power is zero.</p> |
| 1 | R/WC | 0 | <p><b>CSC</b></p> <p><b>Connect Status Change</b></p> <p>1=Change in Current Connect Status, 0=No change, Default=0.</p> <p>Indicates a change has occurred in the port's Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice</p>   |



|   |   |   |  |
|---|---|---|--|
|   |   |   | before system software has cleared the changed condition, hub hardware will be “setting” an already-set bit. Software sets this bit to 0 by writing a 1 to it.<br>This field is zero if Port Power is zero.  |
| 0 | R | 0 | <b>CCS</b><br><b>Current Connect Status</b><br>Device is present on port when the value of this field is a one, and no device is present on port when the value of this field is a zero. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change(Bit 1) to be set.<br>This field is zero if Port Power zero. |

Note: This register is only reset by hardware or in response to a host controller reset.



## 20. USB DRD Controller

### 20.1. Overview

The USB Dual-Role Device(DRD) supports both Host and device functions. It can also be configured as a Host-only or Device-only controller, full compliant with the USB 2.0 Specification. It can support high-speed (HS, 480-Mbps), full-speed (FS, 12-Mbps), and low-speed (LS, 1.5-Mbps) transfers in Host mode. It can support high-speed (HS, 480-Mbps), and full-speed (FS, 12-Mbps) in Device mode.

The USB DRD controller (SIE) includes the following features:

- Complies with USB 2.0 Specification
- Support High-Speed (HS, 480-Mbps), Full-Speed (FS, 12-Mbps), and Low-Speed (LS, 1.5-Mbps) in Host mode and support High-Speed (HS, 480-Mbps), Full-Speed (FS, 12-Mbps) in Device mode
- 64-Byte Endpoint 0 for Control Transfer (Endpoint0)
- Support up to 5 User-Configurable Endpoints for Bulk , Isochronous, Control and Interrupt bi-directional transfers (Endpoint1, Endpoint2, Endpoint3, Endpoint4, Endpoint5)

### 20.2. USB DRD Timing Diagram

Please refer USB2.0 Specification and its On-The-Go Supplement to the USB 2.0 Specification.

## 21. USB Host Controller


### 21.1. Overview

USB Host Controller is fully compliant with the USB 2.0 specification, Enhanced Host Controller Interface (EHCI) Specification, Revision 1.0, and the Open Host Controller Interface (OHCI) Specification Release 1.0a. The controller supports high-speed, 480-Mbps transfers (40 times faster than USB 1.1 full-speed mode) using an EHCI Host Controller, as well as full and low speeds through one or more integrated OHCI Host Controllers.

The USB host controller includes the following features:

- Including an internal DMA Controller for data transfer with memory.
- Complies with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0, and the Open Host Controller Interface (OHCI) Specification, Version 1.0a.
- Support High-Speed (HS, 480-Mbps) Device only, Full-Speed (FS, 12Mbps) and Low-Speed (LS, 1.5Mbps) Device.
- Support only 1 USB Root Port shared between EHCI and OHCI.

The USB host controller System-Level block diagram is shown below:





## 21.2. USB Host Timing Diagram

Please refer USB2.0 Specification, Enhanced Host Controller Interface (EHCI) Specification, Version 1.0 and the Open Host Controller Interface (OHCI) Specification Release 1.0a.





## 22. Digital Audio Interface

### 22.1. Overview

The Digital Audio Interface can be configured as I2S interface or PCM interface by software. When configured as I2S interface, it can support the industry standard format for I2S, left-justified, or right-justified. When configured as PCM, it can be used to transmit digital audio over digital communication channels. It supports linear 13, 16-bits linear, 8-bit u-law or A-law compressed sample formats at 8K samples/sec, and can receive and transmit on any selection of the first four slots following PCM\_SYNC.

It includes the following features:

- I2S or PCM configured by software
- Full-duplex synchronous serial interface
- Configurable Master / Slave Mode operation
- Support Audio data resolutions of 16, 20, 24
- I2S Audio data sample rate from 8Khz to 192Khz
- I2S Data format for standard I2S, Left Justified and Right Justified
- I2S support 8 channel output and 2 channel input
- PCM supports linear sample (8-bits or 16-bits), 8-bits u-law and A-law compressed sample
- One 128x24-bits FIFO for data transmit, one 64x24-bits FIFO for data receive
- Programmable FIFO thresholds
- Support Interrupt and DMA
- Two 32-bits Counters for AV sync application

The Digital Audio Interface block diagram is shown below:




Figure 22-1 Digital Audio Interface System Block Diagram

## 22.2. Digital Audio Interface Timing Diagram




Figure 22-2 I2S Timing Diagram




Figure 22-3 I2S Left-justified Timing Diagram




Figure 22-4 I2S Right-justified Timing Diagram




Figure 22-5 PCM Long Frame SYNC Timing Diagram




Figure 22-6 PCM Short Frame SYNC Timing Diagram

### 22.3. Digital Audio Interface Register List

| Module Name   | Base Address |  |
|---------------|--------------|--|
| Digital Audio | 0x01C22400   |  |

| Register Name | Offset | Description                         |
|---------------|--------|-------------------------------------|
| DA_CTL        | 0x00   | Digital Audio Control Register      |
| DA_FAT0       | 0x04   | Digital Audio Format Register 0     |
| DA_FAT1       | 0x08   | Digital Audio Format Register 1     |
| DA_TXFIFO     | 0x0C   | Digital Audio TX FIFO Register      |
| DA_RXFIFO     | 0x10   | Digital Audio RX FIFO Register      |
| DA_FCTL       | 0x14   | Digital Audio FIFO Control Register |



|            |      |   |
|------------|------|---|
| DA_FSTA    | 0x18 | Digital Audio FIFO Status Register        |
| DA_INT     | 0x1C | Digital Audio Interrupt Control Register  |
| DA_ISTA    | 0x20 | Digital Audio Interrupt Status Register   |
| DA_CLKD    | 0x24 | Digital Audio Clock Divide Register       |
| DA_TXCNT   | 0x28 | Digital Audio RX Sample Counter Register  |
| DA_RXCNT   | 0x2C | Digital Audio TX Sample Counter Register  |
| DA_TXCHSEL | 0x30 | Digital Audio TX Channel Select Register  |
| DA_TXCHMAP | 0x34 | Digital Audio TX Channel Mapping Register |

## 22.4. Digital Audio Interface Register Description

### 22.4.1. Digital Audio Control Register

| Offset: 0x00 |            |         | Register Name: DA_CTL<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:12        | /          | /       | /  |
| 11           | R/W        | 0       | SDO3_EN<br>0: Disable<br>1: Enable   |
| 10           | R/W        | 0       | SDO2_EN<br>0: Disable<br>1: Enable   |
| 9            | R/W        | 0       | SDO1_EN<br>0: Disable<br>1: Enable   |
| 8            | R/W        | 0       | SDO0_EN<br>0: Disable<br>1: Enable   |
| 7            | /          | /       | /  |
| 6            | R/W        | 0       | ASS<br>Audio sample select when TX FIFO under run<br>0: Sending zero<br>1: Sending last audio sample |
| 5            | R/W        | 0       | MS<br>Master Slave Select<br>0: Master<br>1: Slave   |
| 4            | R/W        | 0       | PCM  |



|   |     |   |  |
|---|-----|---|--|
|   |     |   | 0: I2S Interface<br>1: PCM Interface   |
| 3 | R/W | 0 | LOOP<br>Loop back test<br>0: Normal mode<br>1: Loop back test<br>When set '1', connecting the SDO with the SDI in Master mode. |
| 2 | R/W | 0 | TXEN<br>Transmitter Block Enable<br>0: Disable<br>1: Enable  |
| 1 | R/W | 0 | RXEN<br>Receiver Block Enable<br>0: Disable<br>1: Enable   |
| 0 | R/W | 0 | GEN<br>Globe Enable<br>A disable on this bit overrides any other block or channel enables.<br>0: Disable<br>1: Enable          |

## 22.4.2. Digital Audio Format Register 0

| Offset: 0x04 |            |         | Register Name: DA_FAT0<br>Default Value: 0x0000_000C   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:8         | /          | /       | /  |
| 7            | R/W        | 0       | LRCP<br>Left/ Right Clock Parity<br>0: Normal<br>1: Inverted<br>In DSP/ PCM mode<br>0: MSB is available on 2nd BCLK rising edge after LRC rising edge<br>1: MSB is available on 1st BCLK rising edge after LRC rising edge |
| 6            | R/W        | 0       | BCP<br>BCLK Parity<br>0: Normal<br>1: Inverted   |



|     |     |     |   |
|-----|-----|-----|---|
| 5:4 | R/W | 0   | SR<br>Sample Resolution<br>00: 16-bits<br>01: 20-bits<br>10: 24-bits<br>11: Reserved  |
| 3:2 | R/W | 0x3 | WSS<br>Word Select Size<br>00: 16 BCLK<br>01: 20 BCLK<br>10: 24 BCLK<br>11: 32 BCLK   |
| 1:0 | R/W | 0   | FMT<br>Serial Data Format<br>00: Standard I2S Format<br>01: Left Justified Format<br>10: Right Justified Format<br>11: Reserved |

### 22.4.3. Digital Audio Format Register 1

| Offset: 0x08 |            |         | Register Name: DA_FAT1<br>Default Value: 0x0000_4020  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:15        | /          | /       | /   |
| 14:12        | R/W        | 0x4     | PCM_SYNC_PERIOD<br>PCM SYNC Period Clock Number<br>000: 16 BCLK period<br>001: 32 BCLK period<br>010: 64 BCLK period<br>011: 128 BCLK period<br>100: 256 BCLK period<br>Others : Reserved |
| 11           | R/W        | 0       | PCM_SYNC_OUT<br>PCM Sync Out<br>0: Enable PCM_SYNC output in Master mode<br>1: Suppress PCM_SYNC whilst keeping PCM_CLK running. Some Codec utilize this to enter a low power state.      |
| 10           | R/W        | 0       | PCM Out Mute<br>Write 1 force PCM_OUT to 0  |
| 9            | R/W        | 0       | MLS   |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | MSB / LSB First Select<br>0: MSB First<br>1: LSB First   |
| 8   | R/W | 0 | SEXT<br>Sign Extend (only for 16 bits slot)<br>0: Zeros or audio gain padding at LSB position<br>1: Sign extension at MSB position<br>When writing the bit is 0, the unused bits are audio gain for 13-bit linear sample and zeros padding for 8-bit companding sample.<br>When writing the bit is 1, the unused bits are both sign extension. |
| 7:6 | R/W | 0 | SI<br>Slot Index<br>00: the 1st slot<br>01: the 2nd slot<br>10: the 3rd slot<br>11: the 4th slot   |
| 5   | R/W | 1 | SW<br>Slot Width<br>0: 8 clocks width<br>1: 16 clocks width<br>Notes: For A-law or u-law PCM sample, if this bit is set to 1, eight zero bits are following with PCM sample.   |
| 4   | R/W | 0 | SSYNC<br>Short Sync Select<br>0: Long Frame Sync<br>1: Short Frame Sync<br>It should be set '1' for 8 clocks width slot.   |
| 3:2 | R/W | 0 | RX_PDM<br>PCM Data Mode<br>00: 16-bits Linear PCM<br>01: 8-bits Linear PCM<br>10: 8-bits u-law<br>11: 8-bits A-law   |
| 1:0 | R/W | 0 | TX_PDM<br>PCM Data Mode<br>00: 16-bits Linear PCM<br>01: 8-bits Linear PCM<br>10: 8-bits u-law<br>11: 8-bits A-law   |



### 22.4.4. Digital Audio TX FIFO Register

| Offset: 0x0C |            |         | Register Name: DA_TXFIFO<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:0         | W          | 0       | TX_DATA<br>TX Sample<br>Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample. |

### 22.4.5. Digital Audio RX FIFO register

| Offset: 0x10 |            |         | Register Name: DA_RXFIFO<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | R          | 0       | RX_DATA<br>RX Sample<br>Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample. |

### 22.4.6. Digital Audio FIFO Control Register

| Offset: 0x14 |            |         | Register Name: DA_FCTL<br>Default Value: 0x0004_00F0   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31           | R/W        | 0       | FIFOSRC<br>TX FIFO source select<br>0: APB bus<br>1: Analog Audio CODEC                                    |
| 30:26        | /          | /       | /  |
| 25           | R/W        | 0       | FTX<br>Write '1' to flush TX FIFO, self clear to '0'.  |
| 24           | R/W        | 0       | FRX<br>Write '1' to flush RX FIFO, self clear to '0'.  |
| 23:19        | /          | /       | /  |
| 18:12        | R/W        | 0x40    | TXTL<br>TX FIFO Empty Trigger Level<br>Interrupt and DMA request trigger level for TXFIFO normal condition |





|       |     |     |   |
|-------|-----|-----|---|
|       |     |     | Trigger Level = TXTL  |
| 11:10 | /   | /   | /   |
| 9:4   | R/W | 0xF | RXTL<br>RX FIFO Trigger Level<br>Interrupt and DMA request trigger level for RXFIFO normal condition<br>Trigger Level = RXTL + 1  |
| 3     | /   | /   | /   |
| 2     | R/W | 0   | TXIM<br>TX FIFO Input Mode (Mode 0, 1)<br>0: Valid data at the MSB of TXFIFO register<br>1: Valid data at the LSB of TXFIFO register<br>Example for 20-bits transmitted audio sample:<br>Mode 0: FIFO_I[23:0] = {4'h0, TXFIFO[31:12]}<br>Mode 1: FIFO_I[23:0] = {4'h0, TXFIFO[19:0]}  |
| 1:0   | R/W | 0   | RXOM<br>RX FIFO Output Mode (Mode 0, 1, 2, 3)<br>00: Expanding '0' at LSB of DA_RXFIFO register.<br>01: Expanding received sample sign bit at MSB of DA_RXFIFO register.<br>10: Truncating received samples at high half-word of DA_RXFIFO register and low half-word of DA_RXFIFO register is filled by '0'.<br>11: Truncating received samples at low half-word of DA_RXFIFO register and high half-word of DA_RXFIFO register is expanded by its sign bit.<br>Example for 20-bits received audio sample:<br>Mode 0: RXFIFO[31:0] = {FIFO_O[19:0], 12'h0}<br>Mode 1: RXFIFO[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}<br>Mode 2: RXFIFO[31:0] = {FIFO_O[19:4], 16'h0}<br>Mode 3: RXFIFO[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]} |

### 22.4.7. Digital Audio FIFO Status Register

|                     |                   |                |  |
|---------------------|-------------------|----------------|--|
| <b>Offset: 0x18</b> |                   |                | <b>Register Name: DA_FSTA</b><br><b>Default Value: 0x1080_0000</b> |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>   |
| 31:29               | /                 | /              | /  |
| 28                  | R                 | 1              | TXE<br>TX FIFO Empty   |



|       |   |      |   |
|-------|---|------|---|
|       |   |      | 0: No room for new sample in TX FIFO<br>1: More than one room for new sample in TX FIFO (>= 1 word)           |
| 27:24 | / | /    | /   |
| 23:16 | R | 0x80 | TXE_CNT<br>TX FIFO Empty Space Word Counter   |
| 15:9  | / | /    | /   |
| 8     | R | 0    | RXA<br>RX FIFO Available<br>0: No available data in RX FIFO<br>1: More than one sample in RX FIFO (>= 1 word) |
| 7     | / | /    | /   |
| 6:0   | R | 0    | RXA_CNT<br>RX FIFO Available Sample Word Counter  |

## 22.4.8. Digital Audio DMA & Interrupt Control Register

| Offset: 0x1C |            |         | Register Name: DA_INT<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:8         | /          | /       | /   |
| 7            | R/W        | 0       | TX_DRQ<br>TX FIFO Empty DRQ Enable<br>0: Disable<br>1: Enable   |
| 6            | R/W        | 0       | TXUI_EN<br>TX FIFO Under run Interrupt Enable<br>0: Disable<br>1: Enable  |
| 5            | R/W        | 0       | TXOI_EN<br>TX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable<br>When set to '1', an interrupt happens when writing new audio data if TX FIFO is full. |
| 4            | R/W        | 0       | TXEI_EN<br>TX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable  |
| 3            | R/W        | 0       | RX_DRQ<br>RX FIFO Data Available DRQ Enable<br>0: Disable   |



|   |     |   |  |
|---|-----|---|--|
|   |     |   | 1: Enable<br>When set to '1', RXFIFO DMA Request line is asserted if Data is available in RX FIFO. |
| 2 | R/W | 0 | RXUI_EN<br>RX FIFO Under run Interrupt Enable<br>0: Disable<br>1: Enable                           |
| 1 | R/W | 0 | RXOI_EN<br>RX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable                             |
| 0 | R/W | 0 | RXAI_EN<br>RX FIFO Data Available Interrupt Enable<br>0: Disable<br>1: Enable                      |

## 22.4.9. Digital Audio Interrupt Status Register

| Offset: 0x20 |            |         | Register Name: DA_ISTA<br>Default Value: 0x0000_0010   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:7         | /          | /       | /  |
| 6            | R/W        | 0       | TXU_INT<br>TX FIFO Under run Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Under run Pending Interrupt   |
| 5            | R/W        | 0       | TXO_INT<br>TX FIFO Overrun Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Overrun Pending Interrupt<br>Write '1' to clear this interrupt  |
| 4            | R/W        | 1       | TXE_INT<br>TX FIFO Empty Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Empty Pending Interrupt<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails. |
| 3:2          | /          | /       | /  |
| 2            | R/W        | 0       | RXU_INT<br>RX FIFO Under run Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Under run Pending Interrupt   |



|   |     |   |   |
|---|-----|---|---|
|   |     |   | Write 1 to clear this interrupt   |
| 1 | R/W | 0 | RXO_INT<br>RX FIFO Overrun Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Overrun Pending IRQ<br>Write '1' to clear this interrupt   |
| 0 | R/W | 0 | RXA_INT<br>RX FIFO Data Available Pending Interrupt<br>0: No Pending IRQ<br>1: Data Available Pending IRQ<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails. |

### 22.4.10. Digital Audio Clock Divide Register

| Offset: 0x24 |            |         | Register Name: DA_CLKD<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:8         | /          | /       | /  |
| 7            | R/W        | 0       | MCLKO_EN<br>0: Disable MCLK Output<br>1: Enable MCLK Output<br>Notes: Whether in Slave or Master mode, when this bit is set to 1, MCLK should be output.   |
| 6:4          | R/W        | 0       | BCLKDIV<br>BCLK Divide Ratio from MCLK<br>000: Divide by 2 (BCLK = MCLK/2)<br>001: Divide by 4<br>010: Divide by 6<br>011: Divide by 8<br>100: Divide by 12<br>101: Divide by 16<br>110: Divide by 32<br>111: Divide by 64 |
| 3:0          | R/W        | 0       | MCLKDIV<br>MCLK Divide Ratio from Audio PLL Output<br>0000: Divide by 1<br>0001: Divide by 2<br>0010: Divide by 4<br>0011: Divide by 6<br>0100: Divide by 8<br>0101: Divide by 12  |



|  |  |  |   |
|--|--|--|---|
|  |  |  | 0110: Divide by 16<br>0111: Divide by 24<br>1000: Divide by 32<br>1001: Divide by 48<br>1010: Divide by 64<br>Others : Reserved |
|--|--|--|---|

### 22.4.11. Digital Audio TX Counter register

| <b>Offset: 0x28</b> |            |         | <b>Register Name: DA_TXCNT</b><br><b>Default Value: 0x0000_0000</b>  |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:0                | R/W        | 0       | TX_CNT<br>TX Sample Counter<br>The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value. |

### 22.4.12. Digital Audio RX Counter register

| <b>Offset: 0x2C</b> |            |         | <b>Register Name: DA_RXCNT</b><br><b>Default Value: 0x0000_0000</b>   |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:0                | R/W        | 0       | RX_CNT<br>RX Sample Counter<br>The audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value. |

### 22.4.13. Digital Audio TX Channel Select register

|                     |                                  |
|---------------------|----------------------------------|
| <b>Offset: 0x30</b> | <b>Register Name: DA_TXCHSEL</b> |
|---------------------|----------------------------------|



|      |            |         | Default Value: 0x0000_0001  |
|------|------------|---------|---|
| Bit  | Read/Write | Default | Description   |
| 31:3 | /          | /       | /   |
| 2:0  | R/W        | 1       | TX_CHSEL<br>TX Channel Select<br>0: 1-ch<br>1: 2-ch<br>2: 3-ch<br>3: 4-ch<br>4: 5-ch<br>5: 6-ch<br>6: 7-ch<br>7: 8-ch |

#### 22.4.14. Digital Audio TX Channel Mapping Register

|              |            |         | Register Name: DA_TXCHMAP   |
|--------------|------------|---------|---|
| Offset: 0x34 |            |         | Default Value: 0x7654_3210  |
| Bit          | Read/Write | Default | Description   |
| 31           | /          | /       | /   |
| 30:28        | R/W        | 7       | TX_CH7_MAP<br>TX Channel7 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 27           | /          | /       | /   |
| 26:24        | R/W        | 6       | TX_CH6_MAP<br>TX Channel6 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 23           | /          | /       | /   |



|       |     |   |   |
|-------|-----|---|---|
| 22:20 | R/W | 5 | TX_CH5_MAP<br>TX Channel5 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 19    | /   | / | /   |
| 18:16 | R/W | 4 | TX_CH4_MAP<br>TX Channel4 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 15    | /   | / | /   |
| 14:12 | R/W | 3 | TX_CH3_MAP<br>TX Channel3 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 11    | /   | / | /   |
| 10:8  | R/W | 2 | TX_CH2_MAP<br>TX Channel2 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |



|     |     |   |   |
|-----|-----|---|---|
| 7   | /   | / | /   |
| 6:4 | R/W | 1 | TX_CH1_MAP<br>TX Channel1 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |
| 3   | /   | / | /   |
| 2:0 | R/W | 0 | TX_CH0_MAP<br>TX Channel0 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>100: 5 <sup>th</sup> sample<br>101: 6 <sup>th</sup> sample<br>110: 7 <sup>th</sup> sample<br>111: 8 <sup>th</sup> sample |

### 22.4.15. Digital Audio RX Channel Select register

|                     |                   |                |   |
|---------------------|-------------------|----------------|---|
| <b>Offset: 0x38</b> |                   |                | <b>Register Name: DA_RXCHSEL</b><br><b>Default Value: 0x0000_0001</b>                         |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| 31:3                | /                 | /              | /   |
| 2:0                 | R/W               | 1              | RX_CHSEL<br>RX Channel Select<br>0: 1-ch<br>1: 2-ch<br>2: 3-ch<br>3: 4-ch<br>Others: Reserved |

### 22.4.16. Digital Audio RX Channel Mapping Register

|                     |   |
|---------------------|---|
| <b>Offset: 0x3C</b> | <b>Register Name: DA_RXCHMAP</b><br><b>Default Value: 0x0000_3210</b> |
|---------------------|---|





| Bit   | Read/Write | Default | Description   |
|-------|------------|---------|---|
| 31:15 | /          | /       | /   |
| 14:12 | R/W        | 3       | RX_CH3_MAP<br>RX Channel3 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |
| 11    | /          | /       | /   |
| 10:8  | R/W        | 2       | RX_CH2_MAP<br>RX Channel2 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |
| 7     | /          | /       | /   |
| 6:4   | R/W        | 1       | RX_CH1_MAP<br>RX Channel1 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |
| 3     | /          | /       | /   |
| 2:0   | R/W        | 0       | RX_CH0_MAP<br>RX Channel0 Mapping<br>000: 1 <sup>st</sup> sample<br>001: 2 <sup>nd</sup> sample<br>010: 3 <sup>rd</sup> sample<br>011: 4 <sup>th</sup> sample<br>Others: Reserved |

## 22.5. Digital Audio Interface Special Requirement

### 22.5.1. Digital Audio Interface Pin List

| Port Name | Width | Direction(M) | Description                           |
|-----------|-------|--------------|---------------------------------------|
| DA_BCLK   | 1     | IN/OUT       | Digital Audio Serial Clock            |
| DA_LRC    | 1     | IN/OUT       | Digital Audio Sample Rate Clock/ Sync |



|         |   |     |                                  |
|---------|---|-----|----------------------------------|
| DA_SDO  | 1 | OUT | Digital Audio Serial Data Output |
| DA_SDI  | 1 | IN  | Digital Audio Serial Data Input  |
| DA_MCLK | 1 | OUT | Digital Audio MCLK Output        |

## 22.5.2. Digital Audio Interface MCLK and BCLK

The Digital Audio Interface can support sampling rates from 128fs to 768fs, where fs is the audio sampling frequency typically 32kHz, 44.1kHz, 48kHz or 96kHz. For different sampling frequency, the tables list the coefficient value of MCLKDIV and BCLKDIV.

| Sampling Rate (kHz) | 128fs | 192fs | 256fs | 384fs | 512fs | 768fs |
|---------------------|-------|-------|-------|-------|-------|-------|
| 8                   | 24    | 16    | 12    | 8     | 6     | 4     |
| 16                  | 12    | 8     | 6     | 4     | X     | 2     |
| 32                  | 6     | 4     | X     | 2     | X     | 1     |
| 64                  | X     | 2     | X     | 1     | X     | X     |
| 128                 | X     | 1     | X     | X     | X     | X     |
| 12                  | 16    | X     | 8     | X     | 4     | X     |
| 24                  | 8     | X     | 4     | X     | 2     | X     |
| 48                  | 4     | X     | 2     | X     | 1     | X     |
| 96                  | 2     | X     | 1     | X     | X     | X     |
| 192                 | 1     | X     | X     | X     | X     | X     |

Table 22-1 MCLKDIV value for 24.576MHz Audio Serial Frequency

| Sampling Rate (kHz) | 128fs | 192fs | 256fs | 384fs | 512fs | 768fs |
|---------------------|-------|-------|-------|-------|-------|-------|
| 11.025              | 16    | X     | 8     | X     | 4     | X     |
| 22.05               | 8     | X     | 4     | X     | 2     | X     |
| 44.1                | 4     | X     | 2     | X     | 1     | X     |
| 88.2                | 2     | X     | 1     | X     | X     | X     |
| 176.4               | 1     | X     | X     | X     | X     | X     |

Table 22-2 MCLKDIV value for 22.5792 MHz Audio Serial Frequency

| Word Select Size | 128fs | 192fs | 256fs | 384fs | 512fs | 768fs |
|------------------|-------|-------|-------|-------|-------|-------|
| 16               | 4     | 6     | 8     | 12    | 16    | X     |
| 24               | X     | 4     | X     | 8     | X     | 16    |
| 32               | 2     | X     | 4     | 6     | 8     | 12    |

Table 22-3 BCLKDIV value for Different Word Select Size



### 22.5.3. Digital Audio Interface Clock Source and Frequency

There are two clocks for Digital Audio Interface. One is from APB bus and one is from Audio PLL.

| Name      | Description  |
|-----------|--|
| Audio_PLL | 24.576Mhz or 22.528Mhz generated by Audio PLL  |
| APB_CLK   | APB bus system clock. In I2S mode, it is requested $\geq 0.25$ BCLK. In PCM mode, it is requested $\geq 0.5$ BCLK. |



## 23. AC97 Interface

### 23.1. Overview

The AC97 interface supports AC97 revision 2.3. AC97 Controller uses audio Controller link (AC-link) to communicate with AC97 Codec. In transmission mode, Controller sends the stereo PCM data to Codec. The external digital-to-analog converter (DAC) in the Codec converts the audio sample to an analog audio waveform. In receiving mode, Controller receives the stereo PCM data and the mono Microphone data from Codec then stores in memories.

AC97 Interface includes below features:

- Compliant with AC97 2.3 component Specification
- Full-duplex synchronous serial interface
- Support 2 channels, TX (stereo),RX (PCM stereo, MIC mono optional)
- Variable Sampling Rate AC97 Codec Interface support, up to 48KHz
- Support 2 channel and 6 channel audio data output
- Support DRA mode
- Support Only one primary Codec
- Channels support mono or stereo samples of 16(standard), 18(optional) and 20(optional) bit wide.
- One 96×20bits FIFO and one 32×20-bits FIFO for data transfer
- Programmable FIFO thresholds
- Support Interrupt and DMA

## 23.2. AC97 Block diagram




Figure 23-1 AC97 Interface Block Diagram




Figure 23-2 Operation flow diagram

### 23.3. AC97 Interface clock tree

The beginning of all audio sample packets, or Audio Frames, transferred over AC-link is synchronized to the rising edge of the SYNC signal. SYNC is driven by the Controller. The Controller generates SYNC by dividing BIT\_CLK by 256 and applying some condition to tailor its duty cycle. This yields a 48 KHz SYNC signal whose period defines an audio frame. Data is transitioned on AC-link on every rising edge of BIT\_CLK, and subsequently sampled by the receiving device on the receiving side of AC-link on each immediately following falling edge of BIT\_CLK.

### 23.4. AC Link frame Format




Figure 23-3. Bi-directional AC-link Frame with slot assignments

The AC-link output slots (transmitted from the Controller) are defined as follows:

| Slot    | Name                          | Description   |
|---------|-------------------------------|---|
| 0       | SDATA_OUT TAG                 | MSBs indicate which slots contain valid data; LSBs convey Codec ID  |
| 1       | Control CMD ADDR write port   | Read/write command bit plus 7-bit Codec register address  |
| 2       | Control DATA write port       | 16-bit command register write data  |
| 3,4     | PCM L&R DAC playback          | 16, 18, or 20-bit PCM data for Left and Right channels  |
| 5       | Modem Line 1 DAC              | 16-bit modem data for modem Line 1 output   |
| 6,7,8,9 | PCM Center, Surround L&R, LFE | 16, 18, or 20-bit PCM data for Center, Surround L&R, LFE channels   |
| 10      | Modem Line 2 DAC              | 16-bit modem data for modem Line 2 output   |
| 11      | Modem handset DAC             | 16-bit modem data for modem Handset output  |
| 12      | Modem IO control              | GPIO write port for modem Control   |
| 10-11   | SPDIF Out                     | Optional AC-link bandwidth for SPDIF output   |
| 6-12    | Double rate audio             | Optional AC-link bandwidth for 88.2 or 96 kHz on L, C, R channels. Actual slots used are controlled by the DRSS bits. |

The AC-link input slots (transmitted from the Codec) are defined as follows:

| Slot  | Name                     | Description  |
|-------|--------------------------|--|
| 0     | SDATA_IN TAG             | MSBs indicate which slots contain valid data                       |
| 1     | STATUS ADDR read port    | MSBs echo register address; LSBs indicate which slots request data |
| 2     | STATUS DATA read port    | 16-bit command register read data                                  |
| 3,4   | PCM L&R ADC record       | 16, 18 or 20-bit PCM data from Left and Right inputs               |
| 5     | Modem Line 1 ADC         | 16-bit modem data from modem Line1 input                           |
| 6     | Dedicated Microphone ADC | 16, 18 or 20-bit PCM data from optional 3rd ADC input              |
| 7,8,9 | Vendor reserved          | Vendor specific (enhanced input for docking, array mic, etc)       |
| 10    | Modem Line 2 ADC         | 16-bit modem data from modem Line 2 input                          |
| 11    | Modem handset input ADC  | 16-bit modem data for modem Handset input                          |
| 12    | Modem IO status          | GPIO read port for modem Status                                    |

## 23.5. AC97 Interface Timing Diagram

### 23.5.1. Cold Reset timing diagram




Figure 23-4 Cold Reset timing diagram

Table23-1. Cold Reset timing parameters

| Parameter   | Symbol                | Min   | Typ | Max | Units |
|---|-----------------------|-------|-----|-----|-------|
| RESET# active low pulse width                       | T <sub>rst_low</sub>  | 1.0   | -   | -   | μs    |
| RESET# inactive to SDATA_IN or BIT_CLK active delay | T <sub>tri2actv</sub> | -     | -   | 25  | ns    |
| RESET# inactive to BIT_CLK startup delay            | T <sub>rst2clk</sub>  | 162.8 | -   | -   | ns    |

### 23.5.2. Warm Reset timing diagram




Figure 23-5 Warm Reset timing diagram

Table23-2. Warm Reset timing parameters

| Parameter                              | Symbol           | Min   | Typ | Max | Units   |
|--|------------------|-------|-----|-----|---------|
| SYNC active high pulse width           | $T_{sync\_high}$ | 1.0   | -   | -   | $\mu s$ |
| SYNC inactive to BIT_CLK startup delay | $T_{sync2clk}$   | 162.8 | -   | -   | ns      |

### 23.5.3. Power Down timing diagram




Fig23-6 AC-link low power mode timing diagram

Table23-3. AC-link low power mode timing parameters

| Parameter                              | Symbol          | Min | Typ | Max | Units   |
|--|-----------------|-----|-----|-----|---------|
| End of Slot 2 to BIT_CLK, SDATA_IN low | $T_{s2\_pdown}$ | -   | -   | 1.0 | $\mu s$ |



### 23.5.4.AC-link Clock




Fig 23-7 BIT\_CLK and SYNC Timing diagram

Table23-4. BIT\_CLK and SYNC Timing Parameters

| Parameter   | Symbol             | Min | Typ    | Max | Units   |
|---|--------------------|-----|--------|-----|---------|
| BIT_CLK frequency                                 |                    | -   | 12.288 | -   | MHz     |
| BIT_CLK period                                    | $T_{clk\_period}$  | -   | 81.4   | -   | ns      |
| BIT_CLK output jitter                             |                    | -   | -      | 750 | ps      |
| BIT_CLK high pulse width (note 2)                 | $T_{clk\_high}$    | 36  | 40.7   | 45  | ns      |
| BIT_CLK low pulse width (note 2)                  | $T_{clk\_low}$     | 36  | 40.7   | 45  | ns      |
| SYNC frequency                                    |                    | -   | 48.0   | -   | kHz     |
| SYNC period                                       | $T_{sync\_period}$ | -   | 20.8   | -   | $\mu$ s |
| SYNC high pulse width                             | $T_{sync\_high}$   | -   | 1.3    | -   | $\mu$ s |
| SYNC low pulse width                              | $T_{sync\_low}$    | -   | 19.5   | -   | $\mu$ s |
| Note 1: 47.5-75 pF external load as per Table 54  |                    |     |        |     |         |
| Note 2: Worst case duty cycle restricted to 45/55 |                    |     |        |     |         |

### 23.5.5.Data transmission timing diagram




Fig24-8 Data transmission timing diagram




Fig 24-9 Data Output and Input Timing Diagram

Table23-5. AC-link Output Valid Delay Timing Parameters

| Parameter                                      | Symbol   | Min | Typ | Max | Units |
|--|----------|-----|-----|-----|-------|
| Output Valid Delay from rising edge of BIT_CLK | $t_{co}$ | -   | -   | 15  | ns    |

Note: 47.5-75pF external load as per Table 54

Table23-6. AC-link Input Setup and Hold Timing Parameters

| Parameter                               | Symbol      | Min | Typ | Max | Units |
|---|-------------|-----|-----|-----|-------|
| Input Setup to falling edge of BIT_CLK  | $t_{setup}$ | 10  | -   | -   | ns    |
| Input Hold from falling edge of BIT_CLK | $t_{hold}$  | 10  | -   | -   | ns    |

Table23-7. AC-link Combined Rise or Fall plus Flight Timing Parameters

| Parameter  | Symbol | Min | Typ | Max | Units |
|--|--------|-----|-----|-----|-------|
| BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Secondary)            |        | -   | -   | 7   | ns    |
| SDATA combined rise or fall plus flight time (Output to Input)                                       |        | -   | -   | 7   | ns    |
| Note: Combined rise or fall plus flight times are provided for worst case scenario modeling purposes |        |     |     |     |       |




Fig23-10 Signal rise and fall timing diagram

Table23-8. Signal Rise and Fall Time Parameters

| Parameter   | Symbol            | Min | Typ | Max | Units |
|---|-------------------|-----|-----|-----|-------|
| BIT_CLK rise time (Note 1)  | $T_{rise_{clk}}$  | -   | -   | 6   | ns    |
| BIT_CLK fall time (Note 1)  | $T_{fall_{clk}}$  | -   | -   | 6   | ns    |
| SYNC rise time (Note 2)   | $T_{rise_{sync}}$ | -   | -   | 6   | ns    |
| SYNC fall time (Note 2)   | $T_{fall_{sync}}$ | -   | -   | 6   | ns    |
| SDATA_IN rise time (Note 3)   | $T_{rise_{din}}$  | -   | -   | 6   | ns    |
| SDATA_IN fall time (Note 3)   | $T_{fall_{din}}$  | -   | -   | 6   | ns    |
| SDATA_OUT rise time (Note 2)  | $T_{rise_{dout}}$ | -   | -   | 6   | ns    |
| SDATA_OUT fall time (Note 2)  | $T_{fall_{dout}}$ | -   | -   | 6   | ns    |
| Note 1: BIT_CLK rise/fall times with an external load of 75 pF<br>Note 2: SYNC and SDATA_OUT rise/fall times with a external load of 75 pF<br>Note 3: SDATA_IN rise/fall times with an external load of 60 pF<br>Note 4: Rise is from 10% to 90% of Vdd ( $V_{ol}$ to $V_{oh}$ )<br>Note 5: Fall is from 90% to 10% of Vdd ( $V_{oh}$ to $V_{ol}$ ) |                   |     |     |     |       |



## 23.6. AC97 Interface Register List

| Module Name | Base Address |
|-------------|--------------|
| AC97        | 0x01C21400   |

| Register Name | Offset | Description                     |
|---------------|--------|---------------------------------|
| AC_CTL        | 0x00   | AC97 Control Register           |
| AC_FAT        | 0x04   | AC97 Format Register            |
| AC_CMD        | 0x08   | AC97 Command Register           |
| AC_CS         | 0x0C   | AC97 Codec Status Register      |
| AC_TX_FIFO    | 0x10   | AC97 TX FIFO Register           |
| AC_RX_FIFO    | 0x14   | AC97 RX FIFO Register           |
| AC_FCTL       | 0x18   | AC97 FIFO Control Register      |
| AC_FSTA       | 0x1C   | AC97 FIFO Status Register       |
| AC_INT        | 0x20   | AC97 Interrupt Control Register |
| AC_ISTA       | 0x24   | AC97 Interrupt Status Register  |
| AC_TX_CNT     | 0x28   | AC97 TX Counter register        |
| AC_RX_CNT     | 0x2C   | AC97 RX Counter register        |

## 23.7. AC97 Interface Register Description

### 23.7.1.AC97 Control Register

| Offset: 0x00 |            |         | Register Name: AC_CTL<br>Default Value: 0x0000_0000        |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:19        | /          | /       | /  |
| 18           | R          | 0       | CS_RF<br>CODEC Status Register FLAG<br>0: Empty<br>1: Full |
| 17           | R          | 0       | CMD_RF<br>CMD Register FLAG<br>0: Empty<br>1: Full         |
| 16           | R          | 0       | RX_STATUS  |



|       |     |   |   |
|-------|-----|---|---|
|       |     |   | RX Transfer Status<br>0: PCM IN<br>1: MIC IN  |
| 15:10 | /   | / | /   |
| 9     | R/W | 0 | RX_MODE<br>RX MODE<br>0: PCM IN<br>1: MIC IN<br>Note: this bit indicate which mode will be selected when PCM IN and MIC IN slots are available simultaneity |
| 8     | R/W | 0 | ASS<br>Audio sample select with TX FIFO under run<br>0: sending 0 (invalid frame)<br>1: sending the last audio (valid frame)                                |
| 7     | R/W | 0 | TXEN<br>0: Disable<br>1: Enable   |
| 6     | R/W | 0 | RXEN<br>0: Disable<br>1: Enable   |
| 5     | R/W | 0 | AC-link EN<br>0: Disable<br>1: Enable(SYNC signal transfer to Codec)  |
| 4     | R/W | 0 | GEN<br>Globe Enable<br>A disable on this bit overrides any other block or channel enables and flushes all FIFOs.<br>0: Disable<br>1: Enable                 |
| 3:2   | /   | / | /   |
| 1     | R/W | 0 | WARM_RST<br>Warm reset<br>0: Normal<br>1: Wake up codec from power down<br>Note: Self clear to "0"  |
| 0     | /   | / | /   |

### 23.7.2.AC97 Format Register

| Offset: 0x04 |            |         | Register Name: AC_FAT<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |



|      |     |   |   |
|------|-----|---|---|
| 31:9 | /   | / | /   |
| 8:7  | R/W | 0 | TX_AUDIO_MODE<br>TX audio mode<br>00: 2-channel(PCM l/r main)<br>01: 6-channel(PCM l/r main, l/r surround, center, AFE)<br>10: Reserved<br>11: Reserved |
| 6    | R/W | 0 | DRA_SLOT_SEL<br>DRA additional slots select (available in 2-channel mode)<br>0: select slot 10, slot 11<br>1: select slot 7, slot 8                     |
| 5    | R/W | 0 | DRA_MODE<br>DRA mode<br>0 : Non-DRA<br>1 : DRA  |
| 4    | R/W | 0 | VRA_MODE<br>VRA Mode<br>0 : Non-VRA<br>1 : VRA  |
| 3:2  | R/W | 0 | TX_RES<br>TX Audio data resolution<br>00: 16-bit<br>01: 18-bit<br>10: 20-bit<br>11: Reserved  |
| 1:0  | R/W | 0 | RX_RES<br>RX Audio data resolution<br>00: 16-bit<br>01: 18-bit<br>10: 20-bit<br>11: Reserved  |

### 23.7.3.AC97 Codec Command Register

|                     |                   |                |   |
|---------------------|-------------------|----------------|---|
| <b>Offset: 0x08</b> |                   |                | <b>Register Name: AC_CMD</b><br><b>Default Value: 0x0000_0000</b> |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| 31:24               | /                 | /              | /   |
| 23                  | R/W               | 0              | OP<br>Read enable<br>0: Command write<br>1: Status read           |



|       |     |        |                                  |
|-------|-----|--------|----------------------------------|
| 22:16 | R/W | 0x00   | CC_ADDR<br>Codec command address |
| 15:0  | R/W | 0x0000 | CC<br>Codec command data         |

### 23.7.4.AC97 Codec Status Register

| <b>Offset: 0x0C</b> |            |         | <b>Register Name: AC_CS</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:23               | /          | /       | /  |
| 22:16               | R          | 0x00    | CS_ADDR<br>Codec status address                                  |
| 15:0                | R          | 0x0000  | CS<br>Codec status data  |

### 23.7.5.AC97 TX FIFO Register

| <b>Offset: 0x10</b> |            |         | <b>Register Name: AC_TXFIFO</b><br><b>Default Value: 0x0000_0000</b>   |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:0                | W          | 0       | TX_DATA<br>Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample. |

### 23.7.6.AC97 RX FIFO Register

| <b>Offset: 0x14</b> |            |         | <b>Register Name: AC_RXFIFO</b><br><b>Default Value: 0x0000_0000</b>  |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:0                | R          | 0       | RX_DATA<br>Host can get one sample by reading this register. If in the PCM IN mode, the left channel sample data is first and then the right channel sample |

### 23.7.7.AC97 FIFO Control Register

|                     |  |  |  |
|---------------------|--|--|--|
| <b>Offset: 0x18</b> |  |  | <b>Register Name: AC_FCTL</b><br><b>Default Value: 0x0000_3078</b> |
|---------------------|--|--|--|



| Bit   | Read/Write | Default | Description  |
|-------|------------|---------|--|
| 31:18 | /          | /       | /  |
| 17    | R/W        | 0       | FTX<br>Write “1” to flush TX FIFO, self clear to “0”   |
| 16    | R/W        | 0       | FRX<br>Write “1” to flush RX FIFO, self clear to “0”   |
| 15:8  | R/W        | 0x30    | TXTL<br>TX FIFO empty Trigger Level<br>Interrupt and DMA request trigger level for TX FIFO normal condition<br>Trigger Level = TXTL  |
| 7:3   | R/W        | 0x0F    | RXTL<br>RX FIFO Trigger Level<br>Interrupt and DMA request trigger level for RX FIFO normal condition<br>Trigger Level =RXTL + 1   |
| 2     | R/W        | 0       | TXIM<br>TX FIFO Input Mode(Mode0, 1)<br>0: Valid data at the MSB of AC_TXFIFO register<br>1: Valid data at the LSB of AC_TXFIFO register<br>Example for 18-bits transmitted audio sample:<br>Mode 0: FIFO_I[19:0] = {TXFIFO[31:14], 2’h0}<br>Mode 1: FIFO_I[19:0] = {TXFIFO[17:0], 2’h0}   |
| 1:0   | R/W        | 0       | RXOM<br>RX FIFO Output Mode(Mode 0,1,2,3)<br>00: Expanding “0” at LSB of AC_RXFIFO register<br>01: Expanding received sample sign bit at MSB of AC_RXFIFO register<br>10: Truncating received samples at high half-word of AC_RXFIFO register and low half-word of AC_FIFO register is filled by “0”<br>11: Truncating received samples at low half-word of AC_RXFIFO register and high half-word of AC_FIFO register is expanded by its sign bit<br>Example for 18-bits received audio sample:<br>Mode0: RXFIFO[31:0] = {FIFO_O[19:2], 14’h0}<br>Mode 1: RXFIFO[31:0] = {14’FIFO_O[19], FIFO_O[19:2]}<br>Mode 2: RXFIFO[31:0] = {FIFO_O[19:4], 16’h0}<br>Mode 3: RXFIFO[31:0] = {16’FIFO_O[19], FIFO_O[19:4]} |



**23.7.8.AC97 FIFO Status Register**

| Offset: 0x1C |            |         | Register Name: AC_FSTA<br>Default Value: 0x0000_C000   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:16        | /          | /       | /  |
| 15           | R          | 1       | TXE<br>TX FIFO Empty<br>0: No room for new sample in TX FIFO<br>1: More than one room for new sample in TX FIFO ( >=1 word ) |
| 14:7         | R          | 0x80    | TXE_CNT<br>TX FIFO Empty Space Word counter  |
| 6            | R          | 0       | RXA<br>RX FIFO Available<br>0: No available data in RX FIFO<br>1: More than one sample in RX FIFO ( >=1 word )               |
| 5:0          | R          | 0       | RXA_CNT<br>RX FIFO Available Sample Word counter   |

**23.7.9.AC97 Interrupt Control Register**

| Offset: 0x20 |            |         | Register Name: AC_INT<br>Default Value: 0x0000_0000                     |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:10        | /          | /       | /   |
| 9            | R/W        | 0       | CODEC_GPIO_EN<br>Codec GPIO interrupt enable<br>0: Disable<br>1: Enable |
| 8            | R/W        | 0       | CREN<br>Codec Ready interrupt enable<br>0: Disable<br>1: Enable         |
| 7            | R/W        | 0       | TX_DRQ<br>TX FIFO Empty DRQ Enable<br>0: Disable<br>1: Enable           |
| 6            | R/W        | 0       | TXUI_EN<br>TX FIFO Under run Interrupt Enable<br>0: Disable             |



|   |     |   |  |
|---|-----|---|--|
|   |     |   | 1: Enable  |
| 5 | R/W | 0 | TXOI_EN<br>TX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable   |
| 4 | R/W | 0 | TXEI_EN<br>TX FIFO Empty Interrupt Enable<br>0: Disable<br>1: Enable   |
| 3 | /   | / | /  |
| 2 | R/W | 0 | RX_DRQ<br>RX FIFO Data Available DRQ Enable<br>When set to “1”, RX FIFO DMA Request is asserted if Data is available in RX FIFO<br>0: Disable<br>1: Enable |
| 1 | R/W | 0 | RXOI_EN<br>RX FIFO Overrun Interrupt Enable<br>0: Disable<br>1: Enable   |
| 0 | R/W | 0 | RXAI_EN<br>RX FIFO Data Available Interrupt Enable<br>0: Disable<br>1: Enable  |

### 23.7.10. AC97 Interrupt status Register

|                     |                   |                |   |
|---------------------|-------------------|----------------|---|
| <b>Offset: 0x24</b> |                   |                | <b>Register Name: AC_ISTA</b><br><b>Default Value: 0x0000_0010</b>  |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| 31:10               | /                 | /              | /   |
| 9                   | R/W               | 0              | CODEC_GPIO_INT<br>Codec GPIO interrupt<br>0: No pending IRQ<br>1: Codec GPIO interrupt  |
| 8                   | R/W               | 0              | CR_INT<br>Codec Ready pending Interrupt<br>0: No pending IRQ<br>1: Codec Ready Pending Interrupt<br>Write “1” to clear this interrupt |
| 7                   | /                 | /              | /   |
| 6                   | R/W               | 0              | TXU_INT   |



|     |     |   |   |
|-----|-----|---|---|
|     |     |   | TX FIFO Under run Pending Interrupt<br>0: No pending IRQ<br>1: FIFO Under run Pending Interrupt<br>Write “1” to clear this interrupt  |
| 5   | R/W | 0 | TXO_INT<br>TX FIFO Overrun Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Overrun Pending Interrupt<br>Write “1” to clear this interrupt   |
| 4   | R/W | 1 | TXE_INT<br>TX FIFO Empty Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Empty Pending Interrupt<br>Write “1” to clear this interrupt or automatically clear if interrupt condition fails.  |
| 3:2 | /   | / | /   |
| 1   | R/W | 0 | RXO_INT<br>RX FIFO Overrun Pending Interrupt<br>0: FIFO Overrun Pending<br>Write “1” to clear this interrupt  |
| 0   | R/W | 0 | RXA_INT<br>RX FIFO Available Pending Interrupt<br>0: No Pending IRQ<br>1: Data Available Pending IRQ<br>Write “1” to clear this interrupt or automatically clear if interrupt condition fails |

### 23.7.11. AC97 TX Counter register

|                     |                   |                |  |
|---------------------|-------------------|----------------|--|
| <b>Offset: 0x28</b> |                   |                | <b>Register Name: AC_TX_CNT</b><br><b>Default Value: 0x0000_0000</b>   |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>   |
| 31:0                | R/W               | 0              | TX_CNT<br>TX Sample counter<br>The audio sample number of writing into TX FIFO. When one sample is written by DMA or by host IO, the TX sample counter register increases by one. The TX Counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this value. |



### 23.7.12. AC97 RX Counter register

| <b>Offset: 0x2C</b> |            |         | <b>Register Name: AC_RX_CNT</b><br><b>Default Value: 0x0000_0000</b>   |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:0                | R/W        | 0       | RX_CNT<br>RX Sample counter<br>The audio sample number of writing into RX FIFO. When one sample is written by Codec, the RX sample counter register increases by one. The RX Counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this value. |

### 23.7.13. AC97 Interface Pin list

| Port Name    | Width | Direction | Description                                  |
|--------------|-------|-----------|--|
| AC_BIT_CLK   | 1     | IN        | Digital Audio Serial Clock provided by Codec |
| AC_SYNC      | 1     | OUT       | Digital Audio Sample rate/sync               |
| AC_MCLK      | 1     | OUT       | AC97 Codec Input Mclk                        |
| AC_SDATA_IN  | 1     | IN        | Digital Audio serial Data Input              |
| AC_SDATA_OUT | 1     | OUT       | Digital Audio serial Data Output             |

Note: BIT\_CLK is provided by AC97 Codec.

## 23.8. AC97 Clock Requirement

| Clock Name | Description                 | Requirement                        |
|------------|-----------------------------|------------------------------------|
| apb_clk    | APB bus clock               |                                    |
| s_clk      | AC97 serial access x1 clock | 24.576 MHz or 22.5792 MHz from CCU |

## 24. Audio Codec


### 24.1. Overview

The embedded Audio Codec is a high-quality stereo audio codec with headphone amplify.

The audio codec is featured as following:

- On-chip 24-bits DAC for play-back
- On-chip 24-bits ADC for recorder
- Support analog/ digital volume control
- Support 48K and 44.1K sample family
- Support 192K and 96K sample
- Support FM/ Line-in/ Microphone recorder
- Stereo headphone amplifier that can be operated in capless headphone mode
- Support to automatic change from Virtual Ground to True Ground to protect headphone amplifier

The embedded Audio Codec block diagram is shown below:





## 24.2. Audio Codec Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| AC          | 0x01C22C00   |  |

| Register Name | Offset | Description                       |
|---------------|--------|-----------------------------------|
| AC_DAC_DPC    | 0x00   | DAC Digital Part Control Register |
| AC_DAC_FIFOC  | 0x04   | DAC FIFO Control Register         |
| AC_DAC_FIFOS  | 0x08   | DAC FIFO Status Register          |
| AC_DAC_TXDATA | 0x0C   | DAC TX Data Register              |
| AC_DAC_ACTL   | 0x10   | DAC Analog Control Register       |
| AC_ADC_FIFOC  | 0x1C   | ADC FIFO Control Register         |
| AC_ADC_FIFOS  | 0x20   | ADC FIFO Status Register          |
| AC_ADC_RXDATA | 0x24   | ADC RX Data Register              |
| AC_ADC_ACTL   | 0x28   | ADC Analog Control Register       |
| AC_DAC_CNT    | 0x30   | DAC TX FIFO Counter Register      |
| AC_ADC_CNT    | 0x34   | ADC RX FIFO Counter Register      |

### 24.2.1.DAC Digital Part Control Register

| Offset: 0x00 |            |         | Register Name: AC_DAC_DPC  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31           | R/W        | 0x0     | EN_DA.<br>DAC Digital Part Enable<br>0: Disable<br>1: Enable   |
| 28:25        | R/W        | 0x0     | MODQU.<br>Internal DAC Quantization Levels<br>Levels= $[7*(21+MODQU[3:0])]/128$<br>Default levels= $7*21/128=1.15$ |
| 24           | R/W        | 0x0     | DWA.<br>DWA Function Disable<br>0: Enable<br>1: Disable  |
| 23           | /          | /       | /  |
| 22:19        | /          | /       | /  |
| 18           | R/W        | 0x0     | HPF_EN.<br>High Pass Filter Enable<br>0: Disable<br>1: Enable  |
| 17:12        | R/W        | 0x0     | DVOL.<br>Digital volume control: DVC   |



|      |   |   |  |
|------|---|---|--|
|      |   |   | , ATT=(DVC[5:0]-2)*(-1.16dB)<br>62 steps, -1.16dB/step |
| 11:0 | / | / | /  |

### 24.2.2.DAC FIFO Control Register

| Offset: 0x4 |            |         | Register Name: AC_DAC_FIFOC  |
|-------------|------------|---------|--|
| Bit         | Read/Write | Default | Description  |
| 31:29       | R/W        | 0x0     | DAC_FS.<br>Sample Rate of DAC<br>000: 48KHz<br>010: 24KHz<br>100: 12KHz<br>110: 192KHz<br>001: 32KHz<br>011: 16KHz<br>101: 8KHz<br>111: 96KHz<br>44.1KHz/22.05KHz/11.025KHz can be supported by Audio PLL Configure Bit  |
| 28          | R/W        | 0x0     | FIR Version<br>0: 64-Tap FIR<br>1: 32-Tap FIR  |
| 27          | /          | /       | /  |
| 26          | R/W        | 0x0     | SEND_LASAT.<br>Audio sample select when TX FIFO under run<br>0: Sending zero<br>1: Sending last audio sample   |
| 25:24       | R/W        | 0x0     | FIFO_MODE.<br><b>When TXMODE = 0:</b><br>For 24-bits transmitted audio sample:<br><b>00/10:</b> FIFO_I[23:0] = {TXDATA[31:8]}<br><b>01/11:</b> Reserved<br>For 16-bits transmitted audio sample:<br><b>00/10:</b> FIFO_I[23:0] = {TXDATA[31:16], 8'b0}<br><b>01/11:</b> FIFO_I[23:0] = {TXDATA[15:0], 8'b0}<br><b>When TXMODE = 1: (Only 16-bit sample supported)</b><br>00:FIFO_I_0[15:0] = TXDATA[31:16]<br>01:FIFO_I_0[15:0] = TXDATA[15:0]<br>10:FIFO_I_0[15:0] = TXDATA[31:16]<br>FIFO_I_1[15:0] = TXDATA[15:0]<br>11:FIFO_I_0[15:0] = TXDATA[15:0] |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | FIFO_I_1[15:0] = TXDATA[31:16]   |
| 23    | R/W | 0x0 | TX_MODE.<br>TX FIFO Mode<br>0: 24x128<br>1: 16x20x1024   |
| 22:21 | R/W | 0x0 | DAC_DRQ_CLR_CNT.<br>When TX FIFO available room less than or equal N, DRQ Request will be de-asserted. N is defined here:<br>00: IRQ/DRQ Deasserted when WLEVEL > TXTL<br>01: 4<br>10: 8<br>11: 16   |
| 20:8  | R/W | 0xF | TX_TRIG_LEVEL.<br>TX FIFO Empty Trigger Level (TXTL[12:0])<br>Interrupt and DMA request trigger level for TX FIFO normal condition.<br>IRQ/DRQ Generated when WLEVEL ≤ TXTL<br><b>Notes:</b><br>1. WLEVEL represents the number of valid samples in the TX FIFO<br>2. Only TXTL[6:0] valid when TXMODE = 0 |
| 7     | R/W | 0x0 | ADDA_LOOP_EN<br>ADDA loop Enable<br>0:Disable<br>1:Enable  |
| 6     | R/W | 0x0 | DAC_MONO_EN.<br>DAC Mono Enable<br>0: Stereo, 64 levels FIFO<br>1: mono, 128 levels FIFO<br>When enabled, L & R channel send same data   |
| 5     | R/W | 0x0 | TX_SAMPLE_BITS.<br>Transmitting Audio Sample Resolution<br>0: 16 bits<br>1: 24 bits  |
| 4     | R/W | 0x0 | DAC_DRQ_EN.<br>DAC FIFO Empty DRQ Enable<br>0: Disable<br>1: Enable  |
| 3     | R/W | 0x0 | DAC_IRQ_EN.<br>DAC FIFO Empty IRQ Enable<br>0: Disable<br>1: Enable  |
| 2     | R/W | 0x0 | FIFO_UNDERRUN_IRQ_EN.  |





|   |     |     |   |
|---|-----|-----|---|
|   |     |     | DAC FIFO Under Run IRQ Enable<br>0: Disable<br>1: Enable                        |
| 1 | R/W | 0x0 | FIFO_OVERRUN_IRQ_EN.<br>DAC FIFO Over Run IRQ Enable<br>0: Disable<br>1: Enable |
| 0 | R/W | 0x0 | FIFO_FLUSH.<br>DAC FIFO Flush<br>Write '1' to flush TX FIFO, self clear to '0'  |

### 24.2.3.DAC FIFO Status Register

| Offset: 0x8 |            |         | Register Name: AC_DAC_FIFOS   |
|-------------|------------|---------|---|
| Bit         | Read/Write | Default | Description   |
| 31:24       | /          | /       | /   |
| 23          | R          | 0x1     | TX_EMPTY.<br>TX FIFO Empty<br>0: No room for new sample in TX FIFO<br>1: More than one room for new sample in TX FIFO (>= 1 word)   |
| 22:8        | R          | 0x80    | TXE_CNT.<br>TX FIFO Empty Space Word Counter  |
| 7:4         | /          | /       | /   |
| 3           | R/W        | 0x1     | TXE_INT.<br>TX FIFO Empty Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Empty Pending Interrupt<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails. |
| 2           | R/W        | 0x0     | TXU_INT.<br>TX FIFO Under run Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Under run Pending Interrupt<br>Write '1' to clear this interrupt                                    |
| 1           | R/W        | 0x0     | TXO_INT.<br>TX FIFO Overrun Pending Interrupt<br>0: No Pending Interrupt<br>1: FIFO Overrun Pending Interrupt<br>Write '1' to clear this interrupt  |
| 0           | /          | /       | /   |



### 24.2.4.DAC TX DATA register

| Offset: 0xC |            |         | Register Name: AC_DAC_TXDATA  |
|-------------|------------|---------|---|
| Bit         | Read/Write | Default | Description   |
| 31:0        | W          | 0x0     | TX_DATA.<br>Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample. |

### 24.2.5.DAC Analog Control Register

| Offset:0x10 |     |         | Register Name: AC_DAC_ACTRL  |
|-------------|-----|---------|--|
| Bit         | R/W | Default | Description  |
| 31          | R/W | 0x0     | DACAREN.<br>Internal DAC Analog Right channel Enable<br>0:Disable<br>1:Enable  |
| 30          | R/W | 0x0     | DACALEN.<br>Internal DAC Analog Left channel Enable<br>0:Disable<br>1:Enable   |
| 29          | R/W | 0x0     | MIXEN.<br>Analog Output MP Enable<br>0:Disable<br>1:Enable   |
| 28:27       | /   | /       | /  |
| 26          | R/W | 0x1     | LNG.<br>Line-in gain stage to output MP Gain Control<br>0: -1.5dB<br>1: 0dB  |
| 25:23       | R/W | 0x3     | FMG.<br>FM Input to output MP Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB   |
| 22:20       | R/W | 0x3     | MICG.<br>MIC1/2 gain stage to output MP Gain Control<br>From -4.5dB to 6dB, 1.5dB/step, default is 0dB   |
| 19          | R/W | 0x0     | LLNS.<br>Left LINEIN gain stage to left output MP mute<br>0-mute; 1-Not mute<br>When LNRDF is 0, left select LINEINL<br>When LNRDF is 1, left select LINEINL-LINEINR |



|    |     |     |  |
|----|-----|-----|--|
| 18 | R/W | 0x0 | RLNS.<br>Right LINEIN gain stage to right output MP mute<br>0-mute; 1-Not mute<br>When LNRDF is 0, right select LINEINR<br>When LNRDF is 1, right select LINEINL-LINEINR |
| 17 | R/W | 0x0 | LFMS.<br>Left FM to left output MP mute<br>0:mute<br>1:Not mute  |
| 16 | R/W | 0x0 | RFMS.<br>right FM to right output MP mute<br>0:mute<br>1:Not mute  |
| 15 | R/W | 0x0 | LDACLMIXS.<br>Left DAC to left output MP Mute<br>0:Mute<br>1:Not mute  |
| 14 | R/W | 0x0 | RDACRMIXS.<br>Right DAC to right output MP Mute<br>0:Mute<br>1:Not mute  |
| 13 | R/W | 0x0 | LDACRMIXS.<br>Left DAC to right output MP Mute,<br>0:Mute<br>1:Not mute  |
| 12 | R/W | 0x0 | MIC1LS.<br>MIC1 to output MP left channel mute<br>0: mute<br>1: Not mute   |
| 11 | R/W | 0x0 | MIC1RS.<br>MIC1 to output MP right channel mute<br>0: mute<br>1: Not mute  |
| 10 | R/W | 0x0 | MIC2LS.<br>MIC2 to output MP left channel mute<br>0: mute<br>1: Not mute   |
| 9  | R/W | 0x0 | MIC2RS.<br>MIC2 to output MP right channel mute<br>0: mute<br>1: Not mute  |
| 8  | R/W | 0x0 | DACPAS.<br>DAC to PA Mute  |



|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 0-Mute<br>1-Not mute  |
| 7   | R/W | 0x0 | MIXPAS.<br>Output MP to PA mute<br>0: Mute<br>1: Not mute   |
| 6   | R/W | 0x0 | PAMUTE.<br>All input source to PA mute, including Output MP and Internal DAC<br>0:Mute<br>1: Not mute |
| 5:0 | R/W | 0x0 | PAVOL.<br>PA Volume Control, (PAVOL): Total 64 level, from 0dB to -62dB, 1dB/step, mute when 000000   |

## 24.2.6.ADC FIFO Control Register

| Offset: 0x1C |            |         | Register Name: AC_ADC_FIFOC  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:29        | R/W        | 0x0     | ADFS.<br>Sample Rate of ADC<br>000: 48KHz<br>010: 24KHz<br>100: 12KHz<br>110: Reserved<br>001: 32KHz<br>011: 16KHz<br>101: 8KHz<br>111: Reserved   |
| 28           | R/W        | 0x0     | EN_AD.<br>ADC Digital Part Enable, en_ad<br>0: Disable<br>1: Enable  |
| 27:25        | /          | /       | /  |
| 24           | R/W        | 0x0     | RX_FIFO_MODE.<br>RX FIFO Output Mode (Mode 0, 1)<br>0: Expanding '0' at LSB of TX FIFO register<br>1: Expanding received sample sign bit at MSB of TX FIFO register<br>For 24-bits received audio sample:<br>Mode 0: RXDATA[31:0] = {FIFO_O[23:0], 8'h0}<br>Mode 1: Reserved |



|       |     |     |  |
|-------|-----|-----|--|
|       |     |     | For 16-bits received audio sample:<br>Mode 0: RXDATA[31:0] = {FIFO_O[23:8], 16'h0}<br>Mode 1: RXDATA[31:0] = {16{FIFO_O[23]},<br>FIFO_O[23:8]}   |
| 23:13 | /   | /   | /  |
| 12:8  | R/W | 0xF | RX_FIFO_TRG_LEVEL.<br>RX FIFO Trigger Level (RX_TL[4:0])<br>Interrupt and DMA request trigger level for TX FIFO<br>normal condition<br>IRQ/DRQ Generated when WLEVEL > RX_TL[4:0]<br><b>Notes:</b><br>1. WLEVEL represents the number of valid samples in<br>the RX FIFO |
| 7     | R/W | 0x0 | ADC_MONO_EN.<br>ADC Mono Enable.<br>0: Stereo, 16 levels FIFO<br>1: mono, 32 levels FIFO<br>When set to '1', Only left channel samples are recorded  |
| 6     | R/W | 0x0 | RX_SAMPLE_BITS.<br>Receiving Audio Sample Resolution<br>0: 16 bits<br>1: 24 bits   |
| 5     | /   | /   | /  |
| 4     | R/W | 0x0 | ADC_DRQ_EN.<br>ADC FIFO Data Available DRQ Enable.<br>0: Disable<br>1: Enable  |
| 3     | R/W | 0x0 | ADC_IRQ_EN.<br>ADC FIFO Data Available IRQ Enable.<br>0: Disable<br>1: Enable  |
| 2     | /   | /   | /  |
| 1     | R/W | 0x0 | ADC_OVERRUN_IRQ_EN.<br>ADC FIFO Over Run IRQ Enable<br>0: Disable<br>1: Enable   |
| 0     | R/W | 0x0 | ADC_FIFO_FLUSH.<br>ADC FIFO Flush.<br>Write '1' to flush TX FIFO, self clear to '0'.   |

**24.2.7.ADC FIFO Status Register**

| Offset: 0x20 |            |         | Register Name: AC_ADC_FIFOS  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:24        | /          | /       | /  |
| 23           | R          | 0x0     | RXA.<br>RX FIFO Available<br>0: No available data in RX FIFO<br>1: More than one sample in RX FIFO (>= 1 word)   |
| 22:14        | /          | /       | /  |
| 13:8         | R          | 0x0     | RXA_CNT.<br>RX FIFO Available Sample Word Counter  |
| 7:4          | /          | /       | /  |
| 3            | R/W        | 0x0     | RXA_INT.<br>RX FIFO Data Available Pending Interrupt<br>0: No Pending IRQ<br>1: Data Available Pending IRQ<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails. |
| 2            | /          | /       | /  |
| 1            | R/W        | 0x0     | RXO_INT.<br>RX FIFO Overrun Pending Interrupt<br>0: No Pending IRQ<br>1: FIFO Overrun Pending IRQ<br>Write '1' to clear this interrupt   |
| 0            | /          | /       | /  |

**24.2.8.ADC RX DATA register**

| Offset: 0x24 |            |         | Register Name: AC_ADC_RXDATA<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:0         | R          | 0x0     | RX_DATA.<br>RX Sample<br>Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample. |

**24.2.9.ADC Analog Control Register**

| Offset:0x28 | Register Name: AC_PA_ADC_ACTRL |
|-------------|--------------------------------|
|-------------|--------------------------------|



| Bit   | R/W | Default | Description  |
|-------|-----|---------|--|
| 31    | R/W | 0x0     | ADCREN.<br>ADC Right Channel Enable<br>0-Disable<br>1-Enable   |
| 30    | R/W | 0x0     | ADCLEN.<br>ADC Left Channel Enable<br>0-Disable<br>1-Enable  |
| 29    | R/W | 0x0     | PREG1EN.<br>MIC1 pre-amplifier Enable<br>0-Disable<br>1-Enable   |
| 28    | R/W | 0x0     | PREG2EN.<br>MIC2 pre-amplifier Enable<br>0-Disable<br>1-Enable   |
| 27    | R/W | 0x0     | VMICEN.<br>VMIC pin voltage enable<br>0: disable<br>1: enable  |
| 26:25 | R/W | 0x2     | PREG1.<br>MIC1 pre-amplifier Gain Control<br>00: 0dB<br>01: 35dB<br>10: 38dB<br>11: 41dB   |
| 24:23 | R/W | 0x2     | PREG2.<br>MIC2 pre-amplifier Gain Control<br>00: 0dB<br>01: 35dB<br>10: 38dB<br>11: 41dB   |
| 22:20 | R/W | 0x3     | ADCG.<br>ADC Input Gain Control<br>000: -4.5dB<br>001: -3dB<br>010: -1.5dB<br>011: 0dB<br>100: 1.5dB<br>101: 3dB<br>110: 4.5dB<br>111: 6dB |



|       |     |     |   |
|-------|-----|-----|---|
| 19:17 | R/W | 0x2 | <p>ADCIS.<br/>ADC input source select</p> <p>000: left select LINEINL, right select LINEINR; or, both select LINEINL-LINEINR, depending on LNRDF (bit 16)</p> <p>001: left channel select FMINL &amp; right channel select FMINR</p> <p>010: left and right channel both select MIC1 gain stage output</p> <p>011: left and right channel both select MIC2 gain stage output</p> <p>100: left select MIC1 gain stage output &amp; right select MIC2 gain stage output</p> <p>101: left and right both select MIC1 gain stage plus MIC2 gain stage output</p> <p>110: left select output MP L &amp; right select output MP right</p> <p>111: left select LINEINL or LINEINL-LINEINR, depending on LNRDF (bit 16), right select MIC1 gain stage</p> |
| 16    | R/W | 0x0 | <p>LNRDF.<br/>Line-in-r function define</p> <p>0: Line-in right channel which is independent of line-in left channel</p> <p>1: negative input of line-in left channel for fully differential application</p>  |
| 15:13 | R/W | 0x4 | <p>LNPREG.<br/>Line-in pre-amplifier Gain Control</p> <p>From -12dB to 9dB, 3dB/step, default is 0dB</p>  |
| 12    | R/W | 0x0 | <p>MIC1NEN.<br/>Mic1outn enable</p> <p>0: disable</p> <p>1: enable</p>  |
| 11:9  | /   | /   | /   |
| 5     | /   | /   | /   |
| 4     | R/W | 0x0 | <p>PA_EN.<br/>PA Enable</p> <p>0-disable</p> <p>1-enable</p>  |
| 3     | R/W | 0x1 | <p>DDE.<br/>Headphone direct-drive enable, (DDE):</p> <p>0-disable</p> <p>1-enable</p>  |
| 2     | R/W | 0x1 | <p>COMPTEN.<br/>HPCOM output protection enable</p> <p>0: protection disable</p> <p>1: protection enable</p>   |
| 1:0   | R/W | 0x0 | <p>PTDBS.<br/>HPCOM protect de-bounce time setting</p>  |





|  |  |  |   |
|--|--|--|---|
|  |  |  | 00: 2-3ms<br>01: 4-6ms<br>10: 8-12ms<br>11: 16-24ms |
|--|--|--|---|

### 24.2.10. DAC TX Counter register

| Offset: 0x30 |            |         | Register Name: AC_DAC_CNT   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:0         | R/W        | 0x0     | <p>TX_CNT.<br/>TX Sample Counter</p> <p>The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value.</p> <p>Notes: It is used for Audio/ Video Synchronization</p> |

### 24.2.11. ADC RX Counter register

| Offset: 0x34 |            |         | Register Name: AC_ADC_CNT  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | R/W        | 0x0     | <p>RX_CNT.<br/>RX Sample Counter</p> <p>The audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should count on base of this initial value.</p> <p>Notes: It is used for Audio/ Video Synchronization</p> |

## 25. LRADC

### 25.1. Overview

LRADC is 6-bits resolution for key application. The LRADC can work up to maximum conversion rate of 250Hz.

The LRADC is featured as following:


- APB 32-bits bus width
- Support Interrupt
- Support Hold Key and General Key
- Support Single Key and continue key mode
- 6-bits Resolution
- Voltage input range between 0 to 2V
- Sample Rate up to 250Hz

### 25.2. Principle of operation

#### 25.2.1. Block Diagram

The LRADC converted data can be accessed by interrupt and polling method. If software can't access the last converted data instantly, the new converted data would update the old one at new sampling data.

#### 25.2.2. Key Function Introduction





When ADC\_IN Signal change from ADC\_REF to 2/3 ADC\_REF (Level A), the comparator24 send first interrupt to control logic; When ADC\_IN Signal change from 2/3 ADC\_REF to certain level (Program can set), the comparator25 give second interrupt. If the control Logic get the first interrupt, In a certain time range (program can set), doesn't get second interrupt, it will send hold key interrupt to the host; If the control Logic get the first interrupt, In a certain time range (program can set), get second interrupt, it will send key down interrupt to the host; If the control logic only get the second interrupt, doesn't get the first interrupt, it will send already hold interrupt to the host.

## 25.3. LRADC Register List

|             |              |
|-------------|--------------|
| Module Name | Base Address |
| LRADC       | 0x01C22800   |

| Register Name | Offset | Description                      |
|---------------|--------|----------------------------------|
| LRADC_CTRL    | 0x00   | LRADC Control Register           |
| LRADC_INTC    | 0x04   | LRADC Interrupt Control Register |
| LRADC_INTS    | 0x08   | LRADC Interrupt Status Register  |
| LRADC_DATA0   | 0x0c   | LRADC Data Register 0            |
| LRADC_DATA1   | 0x10   | LRADC Data Register 1            |

### 25.3.1.LRADC Control Register

| Offset: 0x00 |                |                 | Register Name: LRADC_CTRL   |
|--------------|----------------|-----------------|---|
| Bit          | Read/<br>Write | Default<br>/Hex | Description   |
| 31:24        | R/W            | 0x1             | FIRST_CONCERT_DLY.<br>ADC First Convert Delay setting, ADC conversion is delayed by n samples           |
| 23:22        | R/W            | 0x0             | ADC_CHAN_SELECT.<br>ADC channel select<br>00: ADC0 channel<br>01: ADC1 channel<br>1x: ADC0&ADC1 channel |
| 21:20        | /              | /               | /   |
| 19:16        | R/W            | 0x0             | CONTINUE_TIME_SELECT.<br>Continue Mode time select, one of 8*(N+1) sample as a valuable sample data     |
| 15:14        | /              | /               | /   |
| 13:12        | R/W            | 0x0             | KEY_MODE_SELECT.  |



|      |     |     |  |
|------|-----|-----|--|
|      |     |     | Key Mode Select:<br>00: Normal Mode<br>01: Single Mode<br>10: Continue Mode  |
| 11:8 | R/W | 0x1 | LEVELA_B_CNT.<br>Level A to Level B time threshold select, judge ADC convert value in level A to level B in n+1 samples  |
| 7    | /   | /   | /  |
| 6    | R/W | 0x1 | LRADC_HOLD_EN.<br>LRADC Sample hold Enable<br>0: Disable<br>1: Enable  |
| 5: 4 | R/W | 0x2 | LEVELB_VOL.<br>Level B Corresponding Data Value setting (the real voltage value)<br>00: 0x3C (~1.9v)<br>01: 0x39 (~1.8v)<br>10: 0x36 (~1.7v)<br>11: 0x33 (~1.6v) |
| 3: 2 | R/W | 0x2 | LRADC_SAMPLE_RATE.<br>LRADC Sample Rate<br>00: 250 Hz<br>01: 125 Hz<br>10: 62.5 Hz<br>11: 32.25 Hz   |
| 1    | /   | /   | /  |
| 0    | R/W | 0x0 | LRADC_EN.<br>LRADC enable<br>0: Disable<br>1: Enable   |

### 25.3.2.LRADC Interrupt Control Register

| Offset: 0x04 |                |                 | Register Name: LRADC_INTC  |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:16        | /              | /               | /  |
| 12           | R/W            | 0x0             | ADC1_KEYUP_IRQ_EN.<br>ADC 1 Key Up IRQ Enable<br>0: Disable<br>1: Enable |
| 11           | R/W            | 0x0             | ADC1_ALRDY_HOLD_IRQ_EN.<br>ADC 1 Already Hold Key IRQ Enable             |



|     |     |     |   |
|-----|-----|-----|---|
|     |     |     | 0: Disable<br>1: Enable   |
| 10  | R/W | 0x0 | ADC 1 Hold Key IRQ Enable<br>0: Disable<br>1: Enable                                |
| 9   | R/W | 0x0 | ADC1_KEYIRQ_EN.<br>ADC 1 Key IRQ Enable<br>0: Disable<br>1: Enable                  |
| 8   | R/W | 0x0 | ADC1_DATA_IRQ_EN.<br>ADC 1 DATA IRQ Enable<br>0: Disable<br>1: Enable               |
| 7:5 | /   | /   | /   |
| 4   | R/W | 0x0 | ADC0_KEYUP_IRQ_EN.<br>ADC 0 Key Up IRQ Enable<br>0: Disable<br>1: Enable            |
| 3   | R/W | 0x0 | ADC0_ALRDY_HOLD_IRQ_EN.<br>ADC 0 Already Hold IRQ Enable<br>0: Disable<br>1: Enable |
| 2   | R/W | 0x0 | ADC0_HOLD_IRQ_EN.<br>ADC 0 Hold Key IRQ Enable<br>0: Disable<br>1: Enable           |
| 1   | R/W | 0x0 | ADC0_KEYDOWN_EN<br>ADC 0 Key Down Enable<br>0: Disable<br>1: Enable                 |
| 0   | R/W | 0x0 | ADC0_DATA_IRQ_EN.<br>ADC 0 Data IRQ Enable<br>0: Disable<br>1: Enable               |

### 25.3.3.LRADC Interrupt Status Register

| Offset: 0x08 |                |                 | Register Name: LRADC_INT |
|--------------|----------------|-----------------|--------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description              |
| 31:8         | /              | /               | /                        |
| 12           |                | 0x0             | ADC1_KEYUP_PENDING.      |



|     |     |     |  |
|-----|-----|-----|--|
|     |     |     | <p>ADC 1 Key up pending Bit</p> <p>When general key pull up, it the corresponding interrupt is enabled.</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable</p>   |
| 11  | R/W | 0x0 | <p>ADC1_ALRDY_HOLD_PENDING.</p> <p>ADC 1 Already Hold Pending Bit</p> <p>When hold key pull down and pull the general key down, if the corresponding interrupt is enabled.</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable</p>                            |
| 10  | R/W | 0x0 | <p>ADC1_HOLDKEY_PENDING.</p> <p>ADC 1 Hold Key pending Bit</p> <p>When Hold key pull down, the status bit is set and the interrupt line is set if the corresponding interrupt is enabled.</p> <p>0: NO IRQ</p> <p>1: IRQ Pending</p> <p>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.</p>            |
| 9   | R/W | 0x0 | <p>ADC1_KEYDOWN_IRQ_PENDING.</p> <p>ADC 1 Key Down IRQ Pending Bit</p> <p>When General key pull down, the status bit is set and the interrupt line is set if the corresponding interrupt is enabled.</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.</p> |
| 8   | R/W | 0x0 | <p>ADC1_DATA_IRQ_PENDING.</p> <p>ADC 1 Data IRQ Pending Bit</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.</p>  |
| 7:5 | /   | /   | /  |
| 4   | R/W | 0x0 | <p>ADC0_KEYUP_PENDING.</p> <p>ADC 0 Key up pending Bit</p> <p>When general key pull up, it the corresponding interrupt is enabled.</p> <p>0: No IRQ</p> <p>1: IRQ Pending</p> <p>Notes: Writing 1 to the bit will clear it and its corresponding interrupt</p>   |



|   |     |     |  |
|---|-----|-----|--|
|   |     |     | if the interrupt is enable   |
| 3 | R/W | 0x0 | ADC0_ALRDY_HOLD_PENDING.<br>ADC 0 Already Hold Pending Bit<br>When hold key pull down and pull the general key down, if the corresponding interrupt is enabled.<br>0: No IRQ<br>1: IRQ Pending<br>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable                     |
| 2 | R/W | 0x0 | ADC0_HOLDKEY_PENDING.<br>ADC 0 Hold Key pending Bit<br>When Hold key pull down, the status bit is set and the interrupt line is set if the corresponding interrupt is enabled.<br>0: NO IRQ<br>1: IRQ Pending<br>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.     |
| 1 | R/W | 0x0 | ADC0_KEYDOWN_PENDING.<br>ADC 0 Key Down IRQ Pending Bit<br>When General key pull down, the status bit is set and the interrupt line is set if the corresponding interrupt is enabled.<br>0: No IRQ<br>1: IRQ Pending<br>Notes: Writing 1 to the bit will clear it and corresponding interrupt if the interrupt is enabled. |
| 0 | R/W | 0x0 | ADC0_DATA_PENDING.<br>ADC 0 Data IRQ Pending Bit<br>0: No IRQ<br>1: IRQ Pending<br>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.   |

### 25.3.4.LRADC Data 0 Register

| Offset: 0x0c |                |                 | Register Name: LRADC_DATA    |
|--------------|----------------|-----------------|------------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                  |
| 31:6         | /              | /               | /                            |
| 5:0          | R              | 0x0             | LRADC0_DATA.<br>LRADC 0 Data |



### 25.3.5.LRADC Data 1 Register

| Offset: 0x10 |                |                 | Register Name: LRADC_DATA    |
|--------------|----------------|-----------------|------------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description                  |
| 31:6         | /              | /               | /                            |
| 5:0          | R              | 0x0             | LRADC1_DATA.<br>LRADC 1 Data |





## 26. TP Controller

### 26.1. Overview

The TP controller can be configured either as a 4-wire resistive touch screen controller or a 12-bit resolution A/D converter. As a 4-wire resistive touch screen controller, it supports dual touch detection. As an A/D converter, it can locate of single touch through two times of A/D conversion.

The TP controller is featured as following:

- 12 bit SAR type A/D converter
- 4-wire I/F
- Dual Touch Detection
- Touch-pressure measurement (Support program set threshold)
- Sampling frequency: 2MHz (max)
- Support both Single-Ended and Ratiometric Conversion of Touch Screen Inputs
- TACQ up to 262ms
- Support Median and averaging filter which can reduce noise
- Pen down detection, with programmable sensitivity
- Support X, Y change function

## 26.2. Typical Application Circuit




Figure 26-1. Typical Application Circuit

## 26.3. TP Register List

| Module Name | Base Address |
|-------------|--------------|
| TP          | 0x01C25000   |

| Register Name | Offset | Description                        |
|---------------|--------|------------------------------------|
| TP_CTRL0      | 0x00   | TP Control Register0               |
| TP_CTRL1      | 0x04   | TP Control Register1               |
| TP_CTRL2      | 0x08   | TP Control Register2               |
| TP_CTRL3      | 0x0c   | TP Control Register3               |
| TP_INT_FIFOC  | 0x10   | TP Interrupt FIFO Control Register |
| TP_INT_FIFOS  | 0x14   | TP Interrupt FIFO Status Register  |
| TEMP_DATA     | 0x1c   | Temperature Data Register          |
| TP_DATA       | 0x24   | TP Data Register                   |

### 26.3.1. TP Control Register 0

|              |                        |
|--------------|------------------------|
| Offset: 0x00 | Register Name: TP_CTRL |
|--------------|------------------------|



| Bit   | Read/Write | Default/Hex | Description  |
|-------|------------|-------------|--|
| 31:24 | R/W        | 0xF         | ADC_FIRST_DLY.<br>ADC First Convert Delay setting<br>Based on ADC First Convert Delay Mode select  |
| 23    | R/W        | 0x1         | ADC_FIRST_DLY_MODE.<br>ADC First Convert Delay Mode Select<br>0: CLK_IN/16<br>1: CLK_IN/16*256   |
| 22    | R/W        | 0x0         | ADC_CLK_SELECT.<br>ADC Clock Source Select:<br>0: HOSC(24MHZ)<br>1: Audio PLL  |
| 21:20 | R/W        | 0x0         | ADC_CLK_DIVIDER.<br>ADC Clock Divider(CLK_IN)<br>00: CLK/2<br>01: CLK/3<br>10: CLK/6<br>11: CLK/1<br>In TP mode, these two bits must set 1x                                    |
| 19:16 | R/W        | 0x0         | FS_DIV.<br>ADC Sample Frequency Divider<br>0000: CLK_IN/2 <sup>(20-n)</sup><br>0001: CLK_IN/2 <sup>(20-n)</sup><br>0010: CLK_IN/2 <sup>(20-n)</sup><br>....<br>1111: CLK_IN/32 |
| 15 :0 | R/W        | 0x0         | T_ACQ.<br>Touch panel ADC acquire time<br>CLK_IN/(16*(N+1))  |

### 26.3.2.TP control Register 1

| Offset: 0x04 |            |             | Register Name: TP_CTRL1  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:20        | /          | /           | /  |
| 19:12        | R/W        | 0x0         | STYLUS_UP_DEBOUNCE.<br>Stylus Up De-bounce Time setting<br>0x00: 0<br>....<br>0xff: 2N*(CLK_IN/16*256) |



|       |     |     |   |
|-------|-----|-----|---|
| 11:10 | /   | /   | /   |
| 9     | R/W | 0x0 | STYLUS_UP_DEBOUCE_EN.<br>Stylus Up De-bounce Function Select<br>0: Disable<br>1: Enable   |
| 8:7   | /   | /   | /   |
| 6     | R/W | 0x0 | TOUCH_PAN_CALI_EN.<br>Touch Panel Calibration<br>1: start Calibration, it is clear to 0 after calibration   |
| 5     | R/W | 0x0 | TP_DUAL_EN.<br>Touch Panel Double Point Enable<br>0: Disable<br>1: Enable   |
| 4     | R/W | 0x0 | TP_MODE_EN.<br>Tp Mode Function Enable<br>0: Disable<br>1: Enable   |
| 3     | R/W | 0x0 | TP_ADC_SELECT.<br>Touch Panel and ADC Select<br>0: TP<br>1: ADC   |
| 2:0   | R/W | 0x0 | ADC_CHAN_SELECT.<br>Analog input channel Select In Normal mode:<br>000: X1 channel<br>001: X2 Channel<br>010: Y1 Channel<br>011: Y2 Channel<br>1xx : 4-channel robin-round<br>FIFO Access Mode,based on this setting. Selecting one channel, FIFO will access that channel data; Selecting four channels FIFO will access each channel data in successive turn, first is X1 data. |

### 26.3.3. TP control Register 2

| Offset: 0x08 |                |                 | Register Name: TP_CNT2   |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:28        | R/W            | 0x8             | TP_SENSITIVE_ADJUST.<br>Internal Pull-up Resistor Control<br>0000 least sensitive<br>0011<br>..... |



|       |     |        |   |
|-------|-----|--------|---|
|       |     |        | 1111 most sensitive<br>Note:<br>Used to adjust sensitivity of pen down detection  |
| 27:26 | R/W | 0x0    | TP_MODE_SELECT.<br>TP Mode Select<br>00: FIFO store X,Y data with Z-filter<br>01: FIFO store X,Y, ΔX, ΔY data with Z-filter<br>10: FIFO store X,Y, X2,Y2 data with Z-filter<br>11: Reserved |
| 25    | /   | /      | /   |
| 24    | R/W | 0x0    | PRE_MEA_EN.<br>TP Pressure Measurement Enable Control<br>0: Disable<br>1: Enable  |
| 23:0  | R/W | 0xFFFF | PRE_MEA_THRE_CNT.<br>TP Pressure Measurement threshold Control<br>Notes:<br>0x000000: least sensitive<br>0xFFFFFFFF: most sensitive<br>Note: used to adjust sensitivity of touch            |

### 26.3.4. Median filter Control Register

| Offset: 0x0c |            |             | Register Name: TP_CTRL3  |
|--------------|------------|-------------|--|
| Bit          | Read/Write | Default/Hex | Description  |
| 31:3         | /          | /           | /  |
| 2            | R/W        | 0x0         | FILTER_EN.<br>Filter Enable<br>0: Disable<br>1: Enable                   |
| 1:0          | R/W        | 0x1         | FILTER_TYPE.<br>Filter Type<br>00: 4/2<br>01: 5/3<br>10: 8/4<br>11: 16/8 |

### 26.3.5. TP Interrupt & FIFO Control Register

| Offset: 0x10 |            |         | Register Name: TP_INT |
|--------------|------------|---------|-----------------------|
| Bit          | Read/Write | Default | Description           |



|       | Write | /Hex | 0x0000_0F00  |
|-------|-------|------|--|
| 31:19 | /     | /    | /  |
| 18    | R/W   | 0x0  |  |
| 17    | R/W   | 0x0  | TP_OVERRUN_IRQ_EN.<br>TP FIFO Over Run IRQ Enable<br>0: Disable<br>1: Enable   |
| 16    | R/W   | 0x0  | TP_DATA_IRQ_EN.<br>TP FIFO Data Available IRQ Enable<br>0: Disable<br>1: Enable  |
| 15:14 | /     | /    | /  |
| 13    | R/W   | 0x0  | TP_DATA_XY_CHANGE.<br>TP FIFO X,Y Data interchange Function Select<br>0: Disable<br>1: Enable  |
| 12:8  | R/W   | 0xF  | TP_FIFO_TRIG_LEVEL.<br>TP FIFO Data Available Trigger Level<br>Interrupt and DMA request trigger level for TP or Auxiliary ADC<br>Trigger Level = TXTL + 1 |
| 7     | R/W   | 0x0  | TP_DATA_DRQ_EN.<br>TP FIFO Data Available DRQ Enable<br>0: Disable<br>1: Enable  |
| 6:5   | /     | /    | /  |
| 4     | R/W   | 0x0  | TP_FIFO_FLUSH.<br>TP FIFO Flush<br>Write '1' to flush TX FIFO, self clear to '0'   |
| 3:2   | /     | /    | /  |
| 1     | R/W   | 0x0  | TP_UP_IRQ_EN.<br>Touch Panel Last Touch (Stylus Up) IRQ Enable<br>0: Disable<br>1: Enable  |
| 0     | R/W   | 0x0  | TP_DOWN_IRQ_EN.<br>Touch Panel First Touch (Stylus Down) IRQ Enable<br>0: Disable<br>1: Enable   |

### 26.3.6. TP Interrupt & FIFO Status Register

| Offset: 0x14 |       |         | Register Name: TP_FIFOCS |
|--------------|-------|---------|--------------------------|
| Bit          | Read/ | Default | Description              |



|       | Write | /Hex |   |
|-------|-------|------|---|
| 31:19 | /     | /    | /   |
| 18    | R/W   | 0x0  |   |
| 17    | R/W   | 0x0  | FIFO_OVERRUN_PENDING.<br>TP FIFO Over Run IRQ pending<br>0: No Pending IRQ<br>1: FIFO Overrun Pending IRQ<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails            |
| 16    | R/W   | 0x0  | FIFO_DATA_PENDING.<br>TP FIFO Data Available pending Bit<br>0: NO Pending IRQ<br>1: FIFO Available Pending IRQ<br>Write '1' to clear this interrupt or automatic clear if interrupt condition fails       |
| 15:13 | /     | /    | /   |
| 12:8  | R     | 0x0  | RXA_CNT.<br>TP FIFO available Sample Word Counter   |
| 7:3   | /     | /    | /   |
| 2     | R     | 0x0  | TP_IDLE_FLG.<br>Touch Panel Idle Flag<br>0: idle<br>1: not idle   |
| 1     | R/W   | 0x0  | TP_UP_PENDING.<br>Touch Panel Last Touch (Stylus Up) IRQ Pending bit<br>0: No IRQ<br>1: IRQ<br>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable.      |
| 0     | R/W   | 0x0  | TP_DOWN_PENDING.<br>Touch Panel First Touch (Stylus Down) IRQ Pending bit<br>0: No IRQ<br>1: IRQ<br>Notes: Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enable. |

### 26.3.7. Common Data Register

| Offset: 0x1c |                |                 | Register Name: TP_CDAT |
|--------------|----------------|-----------------|------------------------|
| Bit          | Read/<br>Write | Default<br>/Hex | Description            |
| 31:12        | /              | /               | /                      |



|      |     |     |                            |
|------|-----|-----|----------------------------|
| 11:0 | R/W | 0x0 | TP_CDAT.<br>TP Common Data |
|------|-----|-----|----------------------------|

### 26.3.8. TP Data Register

| Offset: 0x24 |                |                 | Register Name: TP_DATA   |
|--------------|----------------|-----------------|--|
| Bit          | Read/<br>Write | Default<br>/Hex | Description  |
| 31:12        | /              | /               | /  |
| 11:0         | R              | 0x0             | TP_DATA<br>Touch Panel X,Y data or Auxiliary analog input data |





## 27. Keypad Interface

### 27.1. Overview

The Key Pad Interface block in A10 facilitates communication with external keypad devices. The ports can provide up to 8 rows and 8 columns. The events of key press or key release are delivered to the CPU by an interrupt. To prevent the switching noises, keypad interface comprise of internal debouncing filter.

The Keypad Interface includes the following features:

- Interrupt for key press or key release
- Internal debouncing filter to prevent the switching noises

### 27.2. Keypad Interface Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| KP          | 0x01C23000   |  |

| Register Name | Offset | Description                         |
|---------------|--------|-------------------------------------|
| KP_CTL        | 0x00   | Keypad Control Register             |
| KP_TIMING     | 0x04   | Keypad Timing Parameter Register    |
| KP_INT_CFG    | 0x08   | Keypad Interrupt Configure Register |
| KP_INT_STA    | 0x0C   | Keypad Interrupt Status Register    |
| KP_IN0        | 0x10   | Keypad Row Input Data Register 0    |
| KP_IN1        | 0x14   | Keypad Row Input Data Register 1    |

### 27.3. Keypad Interface Register Description

#### 27.3.1. Keypad Control Register

| Offset: 0x00 |            |         | Register Name: KP_CTL<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:24        | /          | /       | /   |
| 23:16        | R/W        | 0       | ROW_INPUT_MSK                                       |



|      |     |   |   |
|------|-----|---|---|
|      |     |   | Keypad Row Input Mask<br>When set to '1', the corresponding input is masked.      |
| 15:8 | R/W | 0 | Keypad Column Output Mask<br>When set to '1', the corresponding output is masked. |
| 7:1  | /   | / | /   |
| 0    | R/W | 0 | IF_ENB<br>Keypad Interface enable<br>0: Disable<br>1: Enable                      |

### 27.3.2. Keypad Timing Register

| Offset: 0x04 |            |         | Register Name: KP_TIMING<br>Default Value: 0x0200_0100  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:16        | R/W        | 0x200   | DBC_CYCLE<br>Keypad Debounce Clock Cycle n<br>It is used for filter switching noises. When row input is low level, the Keypad Interface would delay (n+1) clock to check whether it is still keeping on low level. If it is true, the Keypad Interface would scan the external keypad's state and get these state into internal registers. After scan, the interrupt is generated if enabled.<br>Notes: The value below 0x10 can't be used. |
| 15:0         | R/W        | 0x100   | SCAN_CYCLE<br>Keypad Scan Period Clock Cycle n<br>When the Keypad Interface is enabled, it would scan the external keypad in period. The period time is 8*(n+1)/kp_clk. The kp_clk is input clock for Keypad Interface from CCM.<br>Notes: The value below 0x10 can't be used.  |

### 27.3.3. Keypad Interrupt Configure Register

| Offset: 0x08 |            |         | Register Name: KP_INT_CFG<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:2         | /          | /       | /  |
| 1            | R/W        | 0       | REDGE_INT_EN<br>Keypad input rising edge (key release) interrupt enable<br>0: Disable<br>1: Enable |



|   |     |   |   |
|---|-----|---|---|
| 0 | R/W | 0 | FEDGE_INT_EN<br>Keypad input falling edge (key press) interrupt enable<br>0: Disable<br>1: Enable |
|---|-----|---|---|

### 27.3.4. Keypad Interrupt Status Register

| Offset: 0x0C |            |         | Register Name: KP_INT_STA<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:2         | /          | /       | /   |
| 1            | R/W        | 0       | REDGE_FLAG<br>Keypad input rising edge (key release) interrupt status<br>When it is '1', the key released interrupt occurred.<br>The interrupt is cleared when write '1'.         |
| 0            | R/W        | 0       | FEDGE_FLAG<br>Keypad input falling edge (key press) interrupt status<br>When it is '1', the corresponding pressed interrupt occurred.<br>The interrupt is cleared when write '1'. |

### 27.3.5. Keypad Input Data Register 0

| Offset: 0x10         |            |         | Register Name: KP_IN0<br>Default Value: 0xffff_ffff                 |
|----------------------|------------|---------|---|
| Bit                  | Read/Write | Default | Description   |
| [8i+7:8i]<br>(i=0~3) | R/W        | 0xff    | COL_STA0<br>Keypad row input byte for column n scan (n from 0 to 3) |

### 27.3.6. Keypad Input Data Register 1

| Offset: 0x14         |            |         | Register Name: KP_IN1<br>Default Value: 0xffff_ffff                 |
|----------------------|------------|---------|---|
| Bit                  | Read/Write | Default | Description   |
| [8i+7:8i]<br>(i=0~3) | R/W        | 0xff    | COL_STA1<br>Keypad row input byte for column n scan (n from 4 to 7) |

## 27.4. Keypad Interface Pin List

| Port Name | Width | Direction | Description |
|-----------|-------|-----------|-------------|
|-----------|-------|-----------|-------------|



|        |   |     |                              |
|--------|---|-----|------------------------------|
| KP_OUT | 8 | OUT | Keypad Interface Column data |
| KP_IN  | 8 | IN  | Keypad Interface Row data    |



## 28. Security System

### 28.1. Overview

The Security System (SS) is one encryption/ decryption function accelerator. It supports both CPU mode and DMA mode for different application.

It includes the following features:

- Support AES, DES, 3DES, SHA-1, MD5
- ECB, CBC modes for AES/DES/3DES
- 128-bits, 192-bits and 256-bits key size for AES
- 160-bits hardware PRNG with 192-bits seed
- 32-words RX FIFO and 32-words TX FIFO for high speed application
- Support both CPU mode and DMA mode
- Support Interrupt



## 29. Security ID

### 29.1. Overview

There is one on chip EFUSE, which provides 128-bit, 64-bit and one 32-bit electrical fuses for security application. The user can use them as root key, security JTAG key and other purpose vendors configuration application.

It includes the following features:

- 128-bit electrical fuses for root key

### 29.2. Security ID Register List

| Module Name | Base Address |  |
|-------------|--------------|--|
| SID         | 0x01C23800   |  |

| Register Name | Offset | Description      |
|---------------|--------|------------------|
| SID_RKEY0     | 0x00   | Root Key[31:0]   |
| SID_RKEY1     | 0x04   | Root Key[63:32]  |
| SID_RKEY2     | 0x08   | Root Key[95:64]  |
| SID_RKEY3     | 0x0c   | Root Key[127:96] |

### 29.3. SID Register Description

#### 29.3.1.SID Root Key 0 Register

| Offset: 0x00 |            |         | Register Name: SID_RKEY0           |
|--------------|------------|---------|------------------------------------|
|              |            |         | Default Value: 0xXXXX_XXXX         |
| Bit          | Read/Write | Default | Description                        |
| 31:0         | R          | x       | ROOT_KEY<br>Securiy root key[31:0] |

#### 29.3.2.SID Root Key 1 Register

| Offset: 0x04 |  |  | Register Name: SID_RKEY1   |
|--------------|--|--|----------------------------|
|              |  |  | Default Value: 0xXXXX_XXXX |



| Bit  | Read/Write | Default | Description                         |
|------|------------|---------|-------------------------------------|
| 31:0 | R          | x       | ROOT_KEY<br>Securiy root key[63:32] |

### 29.3.3.SID Root Key 2 Register

| Offset: 0x08 |            |         | Register Name: SID_RKEY2<br>Default Value: 0xXXXX_XXXX |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | R          | x       | ROOT_KEY<br>Securiy root key[95:64]                    |

### 29.3.4.SID Root Key 3 Register

| Offset: 0x0c |            |         | Register Name: SID_RKEY3<br>Default Value: 0xXXXX_XXXX |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | R          | x       | ROOT_KEY<br>Securiy root key[127:96]                   |



## 30. Port Controller

### 30.1. Overview

The chip has 9 ports for multi-functional input/output pins. They are shown below:

- Port A(PA): 18 input/output port
- Port B(PB): 24 input/output port
- Port C(PC): 25 input/output port
- Port D(PD): 28 input/output port
- Port E(PE) : 12 input/output port
- Port F(PF) : 6 input/output port
- Port G(PG) : 12 input/output port
- Port H(PH) : 28 input/output port
- Port I(PI) : 22 input/output port

For various system configurations, these ports can be easily configured by software. All these ports can be configured as GPIO if multiplexed functions not used. 32 external PIO interrupt sources are supported and interrupt mode can be configured by software.

### 30.2. Port Register List

| Module Name | Base Address |
|-------------|--------------|
| PIO         | 0x01C20800   |

| Register Name | Offset      | Description                                     |
|---------------|-------------|---|
| Pn_CFG0       | n*0x24+0x00 | Port n Configure Register 0 (n from 0 to 9)     |
| Pn_CFG1       | n*0x24+0x04 | Port n Configure Register 1 (n from 0 to 9)     |
| Pn_CFG2       | n*0x24+0x08 | Port n Configure Register 2 (n from 0 to 9)     |
| Pn_CFG3       | n*0x24+0x0C | Port n Configure Register 3 (n from 0 to 9)     |
| Pn_DAT        | n*0x24+0x10 | Port n Data Register (n from 0 to 9)            |
| Pn_DRV0       | n*0x24+0x14 | Port n Multi-Driving Register 0 (n from 0 to 9) |
| Pn_DRV1       | n*0x24+0x18 | Port n Multi-Driving Register 1 (n from 0 to 9) |
| Pn_PUL0       | n*0x24+0x1C | Port n Pull Register 0 (n from 0 to 9)          |





|              |             |  |
|--------------|-------------|--|
| Pn_PUL1      | n*0x24+0x20 | Port n Pull Register 1 (n from 0 to 9) |
| PIO_INT_CFG0 | 0x200       | PIO Interrupt Configure Register 0     |
| PIO_INT_CFG1 | 0x204       | PIO Interrupt Configure Register 1     |
| PIO_INT_CFG2 | 0x208       | PIO Interrupt Configure Register 2     |
| PIO_INT_CFG3 | 0x20C       | PIO Interrupt Configure Register 3     |
| PIO_INT_CTL  | 0x210       | PIO Interrupt Control Register         |
| PIO_INT_STA  | 0x214       | PIO Interrupt Status Register          |
| PIO_INT_DEB  | 0x218       | PIO Interrupt Debounce Register        |
| SDR_PAD_DRV  | 0x220       | SDRAM Pad Multi-Driving Register       |
| SDR_PAD_PUL  | 0x224       | SDRAM Pad Pull Register                |

### 30.3. Port Register Description

#### 30.3.1. PA Configure Register 0

| Offset: 0x00               |            |         | Register Name: PA_CFG0  |
|----------------------------|------------|---------|---|
| Default Value: 0x0000_0000 |            |         |   |
| Bit                        | Read/Write | Default | Description   |
| 31                         | /          | /       | /   |
| 30:28                      | R/W        | 0       | PA7_SELECT<br>000: Input                      001: Output<br>010: ETXD0                      011: SPI3_MOSI<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: Reserved |
| 27                         | /          | /       | Reserved  |
| 26:24                      | R/W        | 0       | PA6_SELECT<br>000: Input                      001: Output<br>010: ETXD1                      011: SPI3_CLK<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: Reserved  |
| 23                         | /          | /       | /   |
| 22:20                      | R/W        | 0       | PA5_SELECT<br>000: Input                      001: Output<br>010: ETXD2                      011: SPI3_CS0<br>100: Reserved                      101: Reserved<br>110: Reserved                      111: Reserved  |
| 19                         | /          | /       | /   |
| 18:16                      | R/W        | 0       | PA4_SELECT<br>000: Input                      001: Output   |



|       |     |   |   |   |
|-------|-----|---|---|---|
|       |     |   | 010: ETXD3<br>100: Reserved<br>110: Reserved                              | 011: SPI1_CS1<br>101: Reserved<br>111: Reserved                 |
| 15    | /   | / | /   | /   |
| 14:12 | R/W | 0 | PA3_SELECT<br>000: Input<br>010: ERXD0<br>100: UART2_RX<br>110: Reserved  | 001: Output<br>011: SPI1_MISO<br>101: Reserved<br>111: Reserved |
| 11    | /   | / | /   | /   |
| 10:8  | R/W | 0 | PA2_SELECT<br>000: Input<br>010: ERXD1<br>100: UART2_TX<br>110: Reserved  | 001: Output<br>011: SPI1_MOSI<br>101: Reserved<br>111: Reserved |
| 7     | /   | / | /   | /   |
| 6:4   | R/W | 0 | PA1_SELECT<br>000: Input<br>010: ERXD2<br>100: UART2_CTS<br>110: Reserved | 001: Output<br>011: SPI1_CLK<br>101: Reserved<br>111: Reserved  |
| 3     | /   | / | Reserved  |   |
| 2:0   | R/W | 0 | PA0_SELECT<br>000: Input<br>010: ERXD3<br>100: UART2_RTS<br>110: Reserved | 001: Output<br>011: SPI1_CS0<br>101: Reserved<br>111: Reserved  |

### 30.3.2.PA Configure Register 1

| Offset: 0x04 |            |         | Register Name: PA_CFG1  |  |
|--------------|------------|---------|---|--|
|              |            |         | Default Value: 0x0000_0000  |  |
| Bit          | Read/Write | Default | Description   |  |
| 31           | /          | /       | /   |  |
| 30:28        | R/W        | 0       | PA15_SELECT<br>000: Input<br>010: ECRS<br>100: UART1_DSR<br>110: Reserved | 001: Output<br>011: UART7_RX<br>101: Reserved<br>111: Reserved |
| 27           | /          | /       | /   |  |
| 26:24        | R/W        | 0       | PA14_SELECT<br>000: Input   | 001: Output  |



|       |     |   |  |   |
|-------|-----|---|--|---|
|       |     |   | 010: ETXCK<br>100: UART1_DTR<br>110: Reserved                              | 011: UART7_TX<br>101: Reserved<br>111: Reserved                 |
| 23    | /   | / | /  | /   |
| 22:20 | R/W | 0 | PA13_SELECT<br>000: Input<br>010: ETXEN<br>100: UART1_CTS<br>110: Reserved | 001: Output<br>011: UART6_RX<br>101: Reserved<br>111: Reserved  |
| 19    | /   | / | /  | /   |
| 18:16 | R/W | 0 | PA12_SELECT<br>000: Input<br>010: EMDIO<br>100: UART1_RTS<br>110: Reserved | 001: Output<br>011: UART6_TX<br>101: Reserved<br>111: Reserved  |
| 15    | /   | / | /  | /   |
| 14:12 | R/W | 0 | PA11_SELECT<br>000: Input<br>010: EMDC<br>100: UART1_RX<br>110: Reserved   | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved  |
| 11    | /   | / | /  | /   |
| 10:8  | R/W | 0 | PA10_SELECT<br>000: Input<br>010: ERXDV<br>100: UART1_TX<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved  |
| 7     | /   | / | /  | /   |
| 6:4   | R/W | 0 | PA9_SELECT<br>000: Input<br>010: ERXERR<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: SPI3_CS1<br>101: Reserved<br>111: Reserved  |
| 3     | /   | / | /  | /   |
| 2:0   | R/W | 0 | PA8_SELECT<br>000: Input<br>010: ERXCK<br>100: Reserved<br>110: Reserved   | 001: Output<br>011: SPI3_MISO<br>101: Reserved<br>111: Reserved |



### 30.3.3.PA Configure Register 2

| Offset: 0x08 |            |         | Register Name: PA_CFG2<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:7         | /          | /       | /  |
| 6:4          | R/W        | 0       | PA17_SELECT<br>000: Input                      001: Output<br>010: ETXERR                    011: CAN_RX<br>100: UART1_RING              101: Reserved<br>110: Reserved                 111: Reserved    |
| 3            | /          | /       | /  |
| 2:0          | R/W        | 0       | PA16_SELECT<br>000: Input                      001: Output<br>010: ECOL                        011: CAN_TX<br>100: UART1_DCD                101: Reserved<br>110: Reserved                 111: Reserved |

### 30.3.4.PA Configure Register 3

| Offset: 0x0C |            |         | Register Name: PA_CFG3<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:0         | /          | /       | /  |

### 30.3.5.PA Data Register

| Offset: 0x10 |            |         | Register Name: PA_DAT<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:18        | /          | /       | /  |
| 17:0         | R/W        | 0       | PA_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |



### 30.3.6.PA Multi-Driving Register 0

| <b>Offset: 0x14</b>   |            |         | <b>Register Name: PA_DRV0</b><br><b>Default Value: 0x5555_5555</b>  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | PA_DRV<br>PA[n] Multi-Driving Select (n = 0~15)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.7.PA Multi-Driving Register 1

| <b>Offset: 0x18</b>  |            |         | <b>Register Name: PA_DRV1</b><br><b>Default Value: 0x0000_0005</b>   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:4                 | /          | /       | /  |
| [2i+1:2i]<br>(i=0~1) | R/W        | 0x1     | PA_DRV<br>PA[n] Multi-Driving Select (n = 16~17)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.8.PA Pull Register 0

| <b>Offset: 0x1C</b>   |            |         | <b>Register Name: PA_PULL0</b><br><b>Default Value: 0x0000_0000</b>   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0     | PA_PULL<br>PA[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

### 30.3.9.PA Pull Register 1

| <b>Offset: 0x20</b>  |            |         | <b>Register Name: PA_PULL1</b><br><b>Default Value: 0x0000_0000</b>                                |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:4                 | /          | /       | /  |
| [2i+1:2i]<br>(i=0~1) | R/W        | 0x0     | PA_PULL<br>PA[n] Pull-up/down Select (n = 16~17)<br>00: Pull-up/down disable    01: Pull-up enable |



|  |  |  |               |              |
|--|--|--|---------------|--------------|
|  |  |  | 10: Pull-down | 11: Reserved |
|--|--|--|---------------|--------------|

### 30.3.10. PB Configure Register 0

| Offset: 0x24 |            |         | Register Name: PB_CFG0<br>Default Value: 0x0000_0000   |  |
|--------------|------------|---------|--|--|
| Bit          | Read/Write | Default | Description  |  |
| 31           | /          | /       | /  |  |
| 30:28        | R/W        | 0       | PB7_SELECT<br>000: Input                      001: Output<br>010: I2S_LRCK                011: AC97_SYNC<br>100: Reserved                101: Reserved<br>110: Reserved                111: Reserved     |  |
| 27           | /          | /       | /  |  |
| 26:24        | R/W        | 0       | PB6_SELECT<br>000: Input                      001: Output<br>010: I2S_BCLK                011: AC97_BCLK<br>100: Reserved                101: Reserved<br>110: Reserved                111: Reserved     |  |
| 23           | /          | /       | /  |  |
| 22:20        | R/W        | 0       | PB5_SELECT<br>000: Input                      001: Output<br>010: I2S_MCLK                011: AC97_MCLK<br>100: Reserved                101: Reserved<br>110: Reserved                111: Reserved     |  |
| 19           | /          | /       | /  |  |
| 18:16        | R/W        | 0       | PB4_SELECT<br>000: Input                      001: Output<br>010: IR0_RX                    011: Reserved<br>100: Reserved                101: Reserved<br>110: Reserved                111: Reserved    |  |
| 15           | /          | /       | /  |  |
| 14:12        | R/W        | 0       | PB3_SELECT<br>000: Input                      001: Output<br>010: IR0_TX                    011: Reserved<br>100: NC                         101: Reserved<br>110: STANBYWFI               111: Reserved |  |
| 11           | /          | /       | /  |  |
| 10:8         | R/W        | 0       | PB2_SELECT<br>000: Input                      001: Output<br>010: PWM0                      011: Reserved<br>100: Reserved                101: Reserved  |  |



|     |     |   |   |  |
|-----|-----|---|---|--|
|     |     |   | 110: Reserved   | 111: Reserved  |
| 7   | /   | / | /   |  |
| 6:4 | R/W | 0 | PB1_SELECT<br>000: Input<br>010: TWI0_SDA<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 3   | /   | / | /   |  |
| 2:0 | R/W | 0 | PB0_SELECT<br>000: Input<br>010: TWI0_SCK<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |

### 30.3.11. PB Configure Register 1

| Offset: 0x28 |            |         | Register Name: PB_CFG1<br>Default Value: 0x0000_0000                         |  |
|--------------|------------|---------|--|--|
| Bit          | Read/Write | Default | Description  |  |
| 31           | /          | /       | /  |  |
| 30:28        | R/W        | 0       | PB15_SELECT<br>000: Input<br>010: SPI2_CLK<br>100: Reserved<br>110: Reserved | 001: Output<br>011: JTAG_CK0<br>101: Reserved<br>111: Reserved |
| 27           | /          | /       | /  |  |
| 26:24        | R/W        | 0       | PB14_SELECT<br>000: Input<br>010: SPI2_CS0<br>100: Reserved<br>110: Reserved | 001: Output<br>011: JTAG_MS0<br>101: Reserved<br>111: Reserved |
| 23           | /          | /       | /  |  |
| 22:20        | R/W        | 0       | PB13_SELECT<br>000: Input<br>010: SPI2_CS1<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 19           | /          | /       | /  |  |
| 18:16        | R/W        | 0       | PB12_SELECT<br>000: Input<br>010: I2S_DI<br>100: Reserved                    | 001: Output<br>011: AC97_DI<br>101: Reserved                   |



|       |     |   |   |  |
|-------|-----|---|---|--|
|       |     |   | 110: Reserved   | 111: Reserved  |
| 15    | /   | / | /   |  |
| 14:12 | R/W | 0 | PB11_SELECT<br>000: Input<br>010: I2S_DO3<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 11    | /   | / | /   |  |
| 10:8  | R/W | 0 | PB10_SELECT<br>000: Input<br>010: I2S_DO2<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 7     | /   | / | /   |  |
| 6:4   | R/W | 0 | PB9_SELECT<br>000: Input<br>010: I2S_DO1<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 3     | /   | / | /   |  |
| 2:0   | R/W | 0 | PB8_SELECT<br>000: Input<br>010: I2S_DO0<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: AC97_DO<br>101: Reserved<br>111: Reserved  |

### 30.3.12. PB Configure Register 2

| Offset: 0x2C |            |         | Register Name: PB_CFG2   |  |
|--------------|------------|---------|--|--|
|              |            |         | Default Value: 0x0000_0000   |  |
| Bit          | Read/Write | Default | Description  |  |
| 31           | /          | /       | /  |  |
| 30:28        | R/W        | 0       | PB23_SELECT<br>000: Input<br>010: UART0_RX<br>100: Reserved<br>110: Reserved | 001: Output<br>011: IR1_RX<br>101: Reserved<br>111: Reserved |
| 27           | /          | /       | /  |  |
| 26:24        | R/W        | 0       | PB22_SELECT<br>000: Input<br>010: UART0_TX<br>100: Reserved                  | 001: Output<br>011: IR1_TX<br>101: Reserved                  |





|       |     |   |   |  |
|-------|-----|---|---|--|
|       |     |   | 110: Reserved   | 111: Reserved  |
| 23    | /   | / | Reserved  |  |
| 22:20 | R/W | 0 | PB21_SELECT<br>000: Input<br>010: TWI2_SDA<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 19    | /   | / | /   |  |
| 18:16 | R/W | 0 | PB20_SELECT<br>000: Input<br>010: TWI2_SCK<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 15    | /   | / | /   |  |
| 14:12 | R/W | 0 | PB19_SELECT<br>000: Input<br>010: TWI1_SDA<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 11    | /   | / | /   |  |
| 10:8  | R/W | 0 | PB18_SELECT<br>000: Input<br>010: TWI1_SCK<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 7     | /   | / | /   |  |
| 6:4   | R/W | 0 | PB17_SELECT<br>000: Input<br>010: SPI2_MISO<br>100: Reserved<br>110: Reserved | 001: Output<br>011: JTAG_DI0<br>101: Reserved<br>111: Reserved |
| 3     | /   | / | /   |  |
| 2:0   | R/W | 0 | PB16_SELECT<br>000: Input<br>010: SPI2_MOSI<br>100: Reserved<br>110: Reserved | 001: Output<br>011: JTAG_DO0<br>101: Reserved<br>111: Reserved |

### 30.3.13. PB Configure Register 3

|                     |  |
|---------------------|--|
| <b>Offset: 0x30</b> | <b>Register Name: PB_CFG3</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|--|



| Bit  | Read/Write | Default | Description |
|------|------------|---------|-------------|
| 31:0 | /          | /       | /           |

### 30.3.14. PB Data Register

| Offset: 0x34 |            |         | Register Name: PB_DAT<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:24        | /          | /       | /  |
| 23:0         | R/W        | 0       | PB_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

### 30.3.15. PB Multi-Driving Register 0

| Offset: 0x38          |            |         | Register Name: PB_DRV0<br>Default Value: 0x5555_5555  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | PB_DRV<br>PB[n] Multi-Driving Select (n = 0~15)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.16. PB Multi-Driving Register 1

| Offset: 0x3C         |            |         | Register Name: PB_DRV1<br>Default Value: 0x0000_5555   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:16                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~7) | R/W        | 0x1     | PB_DRV<br>PB[n] Multi-Driving Select (n = 16~23)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

**30.3.17. PB Pull Register 0**

| Offset: 0x40          |            |         | Register Name: PB_PULL0<br>Default Value: 0x0000_0000   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0     | PB_PULL<br>PB[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

**30.3.18. PB Pull Register 1**

| Offset: 0x44         |            |         | Register Name: PB_PULL1<br>Default Value: 0x0000_0000   |
|----------------------|------------|---------|---|
| Bit                  | Read/Write | Default | Description   |
| 31:16                | /          | /       | /   |
| [2i+1:2i]<br>(i=0~7) | R/W        | 0x0     | PB_PULL<br>PB[n] Pull-up/down Select (n = 16~23)<br>00: Pull-up/down disable    01: Pull-up enable<br>10: Pull-down                    11: Reserved |

**30.3.19. PC Configure Register 0**

| Offset: 0x48 |            |         | Register Name: PC_CFG0<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31           | /          | /       | /   |
| 30:28        | R/W        | 0       | PC7_SELECT<br>000: Input                            001: Output<br>010: NRB1                            011: SDC2_CLK<br>100: Reserved                        101: Reserved<br>110: Reserved                        111: Reserved |
| 27           | /          | /       | /   |
| 26:24        | R/W        | 0       | PC6_SELECT<br>000: Input                            001: Output<br>010: NRB0                            011: SDC2_CMD<br>100: Reserved                        101: Reserved<br>110: Reserved                        111: Reserved |
| 23           | /          | /       | /   |
| 22:20        | R/W        | 0       | PC5_SELECT<br>000: Input                            001: Output   |



|       |     |   |   |   |
|-------|-----|---|---|---|
|       |     |   | 010: NRE#<br>100: Reserved<br>110: Reserved                             | 011: Reserved<br>101: Reserved<br>111: Reserved                 |
| 19    | /   | / | /   |   |
| 18:16 | R/W | 0 | PC4_SELECT<br>000: Input<br>010: NCE0<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved  |
| 15    | /   | / | /   |   |
| 14:12 | R/W | 0 | PC3_SELECT<br>000: Input<br>010: NCE1<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved  |
| 11    | /   | / | /   |   |
| 10:8  | R/W | 0 | PC2_SELECT<br>000: Input<br>010: NCLE<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SPI0_CLK<br>101: Reserved<br>111: Reserved  |
| 7     | /   | / | /   |   |
| 6:4   | R/W | 0 | PC1_SELECT<br>000: Input<br>010: NALE<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SPI0_MISO<br>101: Reserved<br>111: Reserved |
| 3     | /   | / | /   |   |
| 2:0   | R/W | 0 | PC0_SELECT<br>000: Input<br>010: NWE<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: SPI0_MOSI<br>101: Reserved<br>111: Reserved |

### 30.3.20. PC Configure Register 1

|                     |                   |                |  |
|---------------------|-------------------|----------------|--|
| <b>Offset: 0x4C</b> |                   |                | <b>Register Name: PC_CFG1</b>            |
|                     |                   |                | <b>Default Value: 0x0000_0000</b>        |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>                       |
| 31                  | /                 | /              | /  |
| 30:28               | R/W               | 0              | PC15_SELECT<br>000: Input<br>001: Output |



|       |     |   |  |  |
|-------|-----|---|--|--|
|       |     |   | 010: NDQ7<br>100: Reserved<br>110: Reserved                              | 011: Reserved<br>101: Reserved<br>111: Reserved                |
| 27    | /   | / | /  |  |
| 26:24 | R/W | 0 | PC14_SELECT<br>000: Input<br>010: NDQ6<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 23    | /   | / | /  |  |
| 22:20 | R/W | 0 | PC13_SELECT<br>000: Input<br>010: NDQ5<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 19    | /   | / | /  |  |
| 18:16 | R/W | 0 | PC12_SELECT<br>000: Input<br>010: NDQ4<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 15    | /   | / | /  |  |
| 14:12 | R/W | 0 | PC11_SELECT<br>000: Input<br>010: NDQ3<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D3<br>101: Reserved<br>111: Reserved  |
| 11    | /   | / | /  |  |
| 10:8  | R/W | 0 | PC10_SELECT<br>000: Input<br>010: NDQ2<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SDC2_D2<br>101: Reserved<br>111: Reserved  |
| 7     | /   | / | /  |  |
| 6:4   | R/W | 0 | PC9_SELECT<br>000: Input<br>010: NDQ1<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: SDC2_D1<br>101: Reserved<br>111: Reserved  |
| 3     | /   | / | /  |  |
| 2:0   | R/W | 0 | PC8_SELECT<br>000: Input<br>010: NDQ0                                    | 001: Output<br>011: SDC2_D0                                    |



|  |  |  |               |               |
|--|--|--|---------------|---------------|
|  |  |  | 100: Reserved | 101: Reserved |
|  |  |  | 110: Reserved | 111: Reserved |

### 30.3.21. PC Configure Register 2

| Offset: 0x50 |            |         | Register Name: PC_CFG2<br>Default Value: 0x0000_0000                         |   |
|--------------|------------|---------|--|---|
| Bit          | Read/Write | Default | Description  |   |
| 31           | /          | /       | /  |   |
| 30:28        | R/W        | 0       | PC23_SELECT<br>000: Input<br>010: Reserved<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SPI0_CS0<br>101: Reserved<br>111: Reserved  |
| 17           | /          | /       | /  |   |
| 26:24        | R/W        | 0       | PC22_SELECT<br>000: Input<br>010: NCE7<br>100: Reserved<br>110: Reserved     | 001: Output<br>011: SPI2_MISO<br>101: Reserved<br>111: Reserved |
| 23           | /          | /       | /  |   |
| 22:20        | R/W        | 0       | PC21_SELECT<br>000: Input<br>010: NCE6<br>100: Reserved<br>110: Reserved     | 001: Output<br>011: SPI2_MOSI<br>101: Reserved<br>111: Reserved |
| 19           | /          | /       | /  |   |
| 18:16        | R/W        | 0       | PC20_SELECT<br>000: Input<br>010: NCE5<br>100: Reserved<br>110: Reserved     | 001: Output<br>011: SPI2_CLK<br>101: Reserved<br>111: Reserved  |
| 15           | /          | /       | /  |   |
| 14:12        | R/W        | 0       | PC19_SELECT<br>000: Input<br>010: NCE4<br>100: Reserved<br>110: Reserved     | 001: Output<br>011: SPI2_CS0<br>101: Reserved<br>111: Reserved  |
| 11           | /          | /       | /  |   |
| 10:8         | R/W        | 0       | PC18_SELECT<br>000: Input<br>010: NCE3                                       | 001: Output<br>011: Reserved                                    |



|     |     |   |  |  |
|-----|-----|---|--|--|
|     |     |   | 100: Reserved<br>110: Reserved   | 101: Reserved<br>111: Reserved                                 |
| 7   | /   | / | /  |  |
| 6:4 | R/W | 0 | PC17_SELECT<br>000: Input<br>010: NCE2<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 3   | /   | / | /  |  |
| 2:0 | R/W | 0 | PC16_SELECT<br>000: Input<br>010: NWP<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |

### 30.3.22. PC Configure Register 3

| <b>Offset: 0x54</b> |            |         | <b>Register Name: PC_CFG3</b><br><b>Default Value: 0x0000_0000</b>       |  |
|---------------------|------------|---------|--|--|
| Bit                 | Read/Write | Default | Description  |  |
| 31:4                | /          | /       | /  |  |
| 3                   | /          | /       | /  |  |
| 2:0                 | R/W        | 0       | PC24_SELECT<br>000: Input<br>010: NDQS<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |

### 30.3.23. PC Data Register

| <b>Offset: 0x58</b> |            |         | <b>Register Name: PC_DAT</b><br><b>Default Value: 0x0000_0000</b>  |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:24               | /          | /       | /  |
| 23:0                | R/W        | 0       | PC_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |



### 30.3.24. PC Multi-Driving Register 0

| <b>Offset: 0x5C</b>   |            |         | <b>Register Name: PC_DRV0</b><br><b>Default Value: 0x5555_5555</b>  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | PC_DRV<br>PC[n] Multi-Driving_SELECT (n = 0~15)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.25. PC Multi-Driving Register 1

| <b>Offset: 0x60</b>  |            |         | <b>Register Name: PC_DRV1</b><br><b>Default Value: 0x0001_5555</b>   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:18                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~8) | R/W        | 0x1     | PC_DRV<br>PC[n] Multi-Driving Select (n = 16~24)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.26. PC Pull Register 0

| <b>Offset: 0x64</b>   |            |             | <b>Register Name: PC_PULL0</b><br><b>Default Value: 0x0000_5140</b>   |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default     | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0000_5140 | PC_PULL<br>PC[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

### 30.3.27. PC Pull Register 1

| <b>Offset: 0x68</b>  |            |             | <b>Register Name: PC_PULL1</b><br><b>Default Value: 0x0000_4016</b>                         |
|----------------------|------------|-------------|---|
| Bit                  | Read/Write | Default     | Description   |
| 31:18                | /          | /           | /   |
| [2i+1:2i]<br>(i=0~8) | R/W        | 0x0000_4016 | PC_PULL<br>PC[n] Pull-up/down Select (n = 16~24)<br>00: Pull-up/down disable    01: Pull-up |





|  |  |  |               |              |
|--|--|--|---------------|--------------|
|  |  |  | 10: Pull-down | 11: Reserved |
|--|--|--|---------------|--------------|

### 30.3.28. PD Configure Register 0

| Offset: 0x6C |            |         | Register Name: PD_CFG0<br>Default Value: 0x0000_0000                       |   |
|--------------|------------|---------|--|---|
| Bit          | Read/Write | Default | Description  |   |
| 31           | /          | /       | /  |   |
| 30:28        | R/W        | 0       | PD7_SELECT<br>000: Input<br>010: LCD0_D7<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS0_VNC<br>101: Reserved<br>111: Reserved |
| 27           | /          | /       | Reserved   |   |
| 26:24        | R/W        | 0       | PD6_SELECT<br>000: Input<br>010: LCD0_D6<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS0_VPC<br>101: Reserved<br>111: Reserved |
| 23           | /          | /       | /  |   |
| 22:20        | R/W        | 0       | PD5_SELECT<br>000: Input<br>010: LCD0_D5<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS0_VN2<br>101: Reserved<br>111: Reserved |
| 19           | /          | /       | /  |   |
| 18:16        | R/W        | 0       | PD4_SELECT<br>000: Input<br>010: LCD0_D4<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS0_VP2<br>101: Reserved<br>111: Reserved |
| 15           | /          | /       | /  |   |
| 14:12        | R/W        | 0       | PD3_SELECT<br>000: Input<br>010: LCD0_D3<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS0_VN1<br>101: Reserved<br>111: Reserved |
| 11           | /          | /       | /  |   |
| 10:8         | R/W        | 0       | PD2_SELECT<br>000: Input<br>010: LCD0_D2<br>100: Reserved                  | 001: Output<br>011: LVDS0_VP1<br>101: Reserved                  |



|     |     |   |  |   |
|-----|-----|---|--|---|
|     |     |   | 110: Reserved  | 111: Reserved   |
| 7   | /   | / | /  |   |
| 6:4 | R/W | 0 | PD1_SELECT<br>000: Input<br>010: LCD0_D1<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS0_VN0<br>101: Reserved<br>111: Reserved |
| 3   | /   | / | /  |   |
| 2:0 | R/W | 0 | PD0_SELECT<br>000: Input<br>010: LCD0_D0<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS0_VP0<br>101: Reserved<br>111: Reserved |

### 30.3.29. PD Configure Register 1

| Offset: 0x70 |            |         | Register Name: PD_CFG1<br>Default Value: 0x0000_0000                         |   |
|--------------|------------|---------|--|---|
| Bit          | Read/Write | Default | Description  |   |
| 31           | /          | /       | /  |   |
| 30:28        | R/W        | 0       | PD15_SELECT<br>000: Input<br>010: LCD0_D15<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VN2<br>101: Reserved<br>111: Reserved |
| 27           | /          | /       | /  |   |
| 26:24        | R/W        | 0       | PD14_SELECT<br>000: Input<br>010: LCD0_D14<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VP2<br>101: Reserved<br>111: Reserved |
| 23           | /          | /       | /  |   |
| 22:20        | R/W        | 0       | PD13_SELECT<br>000: Input<br>010: LCD0_D13<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VN1<br>101: Reserved<br>111: Reserved |
| 19           | /          | /       | /  |   |
| 18:16        | R/W        | 0       | PD12_SELECT<br>000: Input<br>010: LCD0_D12<br>100: Reserved                  | 001: Output<br>011: LVDS1_VP1<br>101: Reserved                  |



|       |     |   |  |   |
|-------|-----|---|--|---|
|       |     |   | 110: Reserved  | 111: Reserved   |
| 15    | /   | / | /  |   |
| 14:12 | R/W | 0 | PD11_SELECT<br>000: Input<br>010: LCD0_D11<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VN0<br>101: Reserved<br>111: Reserved |
| 11    | /   | / | /  |   |
| 10:8  | R/W | 0 | PD10_SELECT<br>000: Input<br>010: LCD0_D10<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VP0<br>101: Reserved<br>111: Reserved |
| 7     | /   | / | /  |   |
| 6:4   | R/W | 0 | PD9_SELECT<br>000: Input<br>010: LCD0_D9<br>100: Reserved<br>110: Reserved   | 001: Output<br>011: LVDS0_VM3<br>101: Reserved<br>111: Reserved |
| 3     | /   | / | /  |   |
| 2:0   | R/W | 0 | PD8_SELECT<br>000: Input<br>010: LCD0_D8<br>100: Reserved<br>110: Reserved   | 001: Output<br>011: LVDS0_VP3<br>101: Reserved<br>111: Reserved |

### 30.3.30. PD Configure Register 2

| Offset: 0x74 |            |         | Register Name: PD_CFG2<br>Default Value: 0x0000_0000                         |   |
|--------------|------------|---------|--|---|
| Bit          | Read/Write | Default | Description  |   |
| 31           | /          | /       | /  |   |
| 30:28        | R/W        | 0       | PD23_SELECT<br>000: Input<br>010: LCD0_D23<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SMC_DET<br>101: Reserved<br>111: Reserved |
| 27           | /          | /       | /  |   |
| 26:24        | R/W        | 0       | PD22_SELECT<br>000: Input<br>010: LCD0_D22<br>100: Reserved                  | 001: Output<br>011: SMC_VPPPP<br>101: Reserved                |



|       |     |   |  |   |
|-------|-----|---|--|---|
|       |     |   | 110: Reserved  | 111: Reserved   |
| 23    | /   | / | /  |   |
| 22:20 | R/W | 0 | PD21_SELECT<br>000: Input<br>010: LCD0_D21<br>100: Reserved<br>110: Reserved | 001: Output<br>011: SMC_VPPEN<br>101: Reserved<br>111: Reserved |
| 19    | /   | / | /  |   |
| 18:16 | R/W | 0 | PD20_SELECT<br>000: Input<br>010: LCD0_D20<br>100: Reserved<br>110: Reserved | 001: Output<br>011: CSI1_MCLK<br>101: Reserved<br>111: Reserved |
| 15    | /   | / | /  |   |
| 14:12 | R/W | 0 | PD19_SELECT<br>000: Input<br>010: LCD0_D19<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VN3<br>101: Reserved<br>111: Reserved |
| 11    | /   | / | /  |   |
| 10:8  | R/W | 0 | PD18_SELECT<br>000: Input<br>010: LCD0_D18<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VP3<br>101: Reserved<br>111: Reserved |
| 7     | /   | / | /  |   |
| 6:4   | R/W | 0 | PD17_SELECT<br>000: Input<br>010: LCD0_D17<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VNC<br>101: Reserved<br>111: Reserved |
| 3     | /   | / | /  |   |
| 2:0   | R/W | 0 | PD16_SELECT<br>000: Input<br>010: LCD0_D16<br>100: Reserved<br>110: Reserved | 001: Output<br>011: LVDS1_VPC<br>101: Reserved<br>111: Reserved |

### 30.3.31. PD Configure Register 3

|                     |  |
|---------------------|--|
| <b>Offset: 0x78</b> | <b>Register Name: PD_CFG3</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|--|



| Bit   | Read/Write | Default | Description   |
|-------|------------|---------|---|
| 31:16 | /          | /       | /   |
| 15    | /          | /       | /   |
| 14:12 | R/W        | 0       | PD27_SELECT<br>000: Input                      001: Output<br>010: LCD0_VSYNC              011: SMC_SDA<br>100: Reserved                  101: Reserved<br>110: Reserved                  111: Reserved     |
| 11    | /          | /       | Reserved  |
| 10:8  | R/W        | 0       | PD26_SELECT<br>000: Input                      001: Output<br>010: LCD0_HSYNC              011: SMC_SCK<br>100: Reserved                  101: Reserved<br>110: Reserved                  111: Reserved     |
| 7     | /          | /       | /   |
| 6:4   | R/W        | 0       | PD25_SELECT<br>000: Input                      001: Output<br>010: LCD0_DE                  011: SMC_RST<br>100: Reserved                  101: Reserved<br>110: Reserved                  111: Reserved    |
| 3     | /          | /       | /   |
| 2:0   | R/W        | 0       | PD24_SELECT<br>000: Input                      001: Output<br>010: LCD0_CLK                  011: SMC_VCCEN<br>100: Reserved                  101: Reserved<br>110: Reserved                  111: Reserved |

### 30.3.32. PD Data Register

| Offset: 0x7C |            |         | Register Name: PD_DAT<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31:28        | /          | /       | /  |
| 27:0         | R/W        | 0       | PD_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

**30.3.33. PD Multi-Driving Register 0**

| <b>Offset: 0x80</b>   |            |         | <b>Register Name: PD_DRV0</b><br><b>Default Value: 0x5555_5555</b>  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | PD_DRV<br>PD[n] Multi-Driving Select (n = 0~15)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

**30.3.34. PD Multi-Driving Register 1**

| <b>Offset: 0x84</b>   |            |         | <b>Register Name: PD_DRV1</b><br><b>Default Value: 0x0055_5555</b>   |
|-----------------------|------------|---------|--|
| Bit                   | Read/Write | Default | Description  |
| 31:24                 | /          | /       | /  |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x1     | PD_DRV<br>PD[n] Multi-Driving Select (n = 16~27)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

**30.3.35. PD Pull Register 0**

| <b>Offset: 0x88</b>   |            |         | <b>Register Name: PD_PULL0</b><br><b>Default Value: 0x0000_0000</b>   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0     | PD_PULL<br>PD[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

**30.3.36. PD Pull Register 1**

| <b>Offset: 0x8C</b>   |            |         | <b>Register Name: PD_PULL1</b><br><b>Default Value: 0x0000_0000</b>                                |
|-----------------------|------------|---------|--|
| Bit                   | Read/Write | Default | Description  |
| 31:24                 | /          | /       | /  |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x0     | PD_PULL<br>PD[n] Pull-up/down Select (n = 16~27)<br>00: Pull-up/down disable    01: Pull-up enable |



|  |  |  |               |              |
|--|--|--|---------------|--------------|
|  |  |  | 10: Pull-down | 11: Reserved |
|--|--|--|---------------|--------------|

### 30.3.37. PE Configure Register 0

| Offset: 0x90 |            |         | Register Name: PE_CFG0<br>Default Value: 0x0000_0000 |                 |
|--------------|------------|---------|--|-----------------|
| Bit          | Read/Write | Default | Description  |                 |
| 31           | /          | /       | /  |                 |
| 30:28        | R/W        | 0       | PE7_SELECT   |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: TS0_D3  | 011: CSI0_D3    |
|              |            |         | 100: Reserved  | 101: Reserved   |
|              |            |         | 110: Reserved  | 111: Reserved   |
| 27           | /          | /       | /  |                 |
| 26:24        | R/W        | 0       | PE6_SELECT   |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: TS0_D2  | 011: CSI0_D2    |
|              |            |         | 100: Reserved  | 101: Reserved   |
|              |            |         | 110: Reserved  | 111: Reserved   |
| 23           | /          | /       | /  |                 |
| 22:20        | R/W        | 0       | PE5_SELECT   |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: TS0_D1  | 011: CSI0_D1    |
|              |            |         | 100: SMC_VPPEN                                       | 101: Reserved   |
|              |            |         | 110: Reserved  | 111: Reserved   |
| 19           | /          | /       | /  |                 |
| 18:16        | R/W        | 0       | PE4_SELECT   |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: TS0_D0  | 011: CSI0_D0    |
|              |            |         | 100: Reserved  | 101: Reserved   |
|              |            |         | 110: Reserved  | 111: Reserved   |
| 15           | /          | /       | /  |                 |
| 14:12        | R/W        | 0       | PE3_SELECT   |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: TS0_DVLD  | 011: CSI0_VSYNC |
|              |            |         | 100: Reserved  | 101: Reserved   |
|              |            |         | 110: Reserved  | 111: Reserved   |
| 11           | /          | /       | /  |                 |
| 10:8         | R/W        | 0       | PE2_SELECT   |                 |
|              |            |         | 000: Input   | 001: Output     |
|              |            |         | 010: TS0_SYNC  | 011: CSI0_HSYNC |
|              |            |         | 100: Reserved  | 101: Reserved   |



|     |     |   |  |  |
|-----|-----|---|--|--|
|     |     |   | 110: Reserved  | 111: Reserved  |
| 7   | /   | / | /  |  |
| 6:4 | R/W | 0 | PE1_SELECT<br>000: Input<br>010: TSO_ERR<br>100: Reserved<br>110: Reserved | 001: Output<br>011: CSI0_CK<br>101: Reserved<br>111: Reserved  |
| 3   | /   | / | /  |  |
| 2:0 | R/W | 0 | PE0_SELECT<br>000: Input<br>010: TSO_CLK<br>100: Reserved<br>110: Reserved | 001: Output<br>011: CSI0_PCK<br>101: Reserved<br>111: Reserved |

### 30.3.38. PE Configure Register 1

| Offset: 0x94 |            |         | Register Name: PE_CFG1<br>Default Value: 0x0000_0000                       |   |
|--------------|------------|---------|--|---|
| Bit          | Read/Write | Default | Description  |   |
| 31:16        | /          | /       | /  |   |
| 15           | /          | /       | /  |   |
| 14:12        | R/W        | 0       | PE11_SELECT<br>000: Input<br>010: TSO_D7<br>100: Reserved<br>110: Reserved | 001: Output<br>011: CSI0_D7<br>101: Reserved<br>111: Reserved |
| 11           | /          | /       | /  |   |
| 10:8         | R/W        | 0       | PE10_SELECT<br>000: Input<br>010: TSO_D6<br>100: Reserved<br>110: Reserved | 001: Output<br>011: CSI0_D6<br>101: Reserved<br>111: Reserved |
| 7            | /          | /       | /  |   |
| 6:4          | R/W        | 0       | PE9_SELECT<br>000: Input<br>010: TSO_D5<br>100: Reserved<br>110: Reserved  | 001: Output<br>011: CSI0_D5<br>101: Reserved<br>111: Reserved |
| 3            | /          | /       | /  |   |
| 2:0          | R/W        | 0       | PE8_SELECT<br>000: Input<br>010: TSO_D4                                    | 001: Output<br>011: CSI0_D4                                   |





|  |  |  |               |               |
|--|--|--|---------------|---------------|
|  |  |  | 100: Reserved | 101: Reserved |
|  |  |  | 110: Reserved | 111: Reserved |

### 30.3.39. PE Configure Register 2

| <b>Offset: 0x98</b> |            |         | <b>Register Name: PE_CFG2</b>     |
|---------------------|------------|---------|-----------------------------------|
|                     |            |         | <b>Default Value: 0x0000_0000</b> |
| Bit                 | Read/Write | Default | Description                       |
| 31:0                | /          | /       | /                                 |

### 30.3.40. PE Configure Register 3

| <b>Offset: 0x98</b> |            |         | <b>Register Name: PE_CFG2</b>     |
|---------------------|------------|---------|-----------------------------------|
|                     |            |         | <b>Default Value: 0x0000_0000</b> |
| Bit                 | Read/Write | Default | Description                       |
| 31:0                | /          | /       | /                                 |

### 30.3.41. PE Data Register

| <b>Offset: 0xA0</b> |            |         | <b>Register Name: PE_DAT</b>   |
|---------------------|------------|---------|--|
|                     |            |         | <b>Default Value: 0x0000_0000</b>  |
| Bit                 | Read/Write | Default | Description  |
| 31:12               | /          | /       | /  |
| 11:0                | R/W        | 0       | PE_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

### 30.3.42. PE Multi-Driving Register 0

| <b>Offset: 0xA4</b>   |            |         | <b>Register Name: PE_DRV0</b>   |
|-----------------------|------------|---------|---|
|                       |            |         | <b>Default Value: 0x0055_5555</b>   |
| Bit                   | Read/Write | Default | Description   |
| 31:24                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x1     | PE_DRV<br>PE[n] Multi-Driving Select (n = 0~11)<br>00: Level 0                      01: Level 1 |



|  |  |  |             |             |
|--|--|--|-------------|-------------|
|  |  |  | 10: Level 2 | 11: Level 3 |
|--|--|--|-------------|-------------|

### 30.3.43. PE Multi-Driving Register 1

| <b>Offset: 0xA8</b> |            |         | <b>Register Name: PE_DRV1</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:0                | /          | /       | /  |

### 30.3.44. PE Pull Register 0

| <b>Offset: 0xAC</b>   |            |         | <b>Register Name: PE_PULL0</b><br><b>Default Value: 0x0000_0000</b>   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| 31:24                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x0     | PE_PULL<br>PE[n] Pull-up/down Select (n = 0~11)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

### 30.3.45. PE Pull Register 1

| <b>Offset: 0xB0</b> |            |         | <b>Register Name: PE_PULL1</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|---|
| Bit                 | Read/Write | Default | Description   |
| 31:0                | /          | /       | /   |

### 30.3.46. PF Configure Register 0

| <b>Offset: 0xB4</b> |            |         | <b>Register Name: PF_CFG0</b><br><b>Default Value: 0x0040_4044</b>   |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:23               | /          | /       | /  |
| 22:20               | R/W        | 0x4     | PF5_SELECT<br>000: Input                            001: Output<br>010: SDC0_D2                        011: Reserved<br>100: JTAG_CK1                        101: Reserved<br>110: Reserved                        111: Reserved |
| 19                  | /          | /       | /  |
| 18:16               | R/W        | 0       | PF4_SELECT   |



|       |     |     |   |  |
|-------|-----|-----|---|--|
|       |     |     | 000: Input<br>010: SDC0_D3<br>100: UART0_RX<br>110: Reserved                | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 15    | /   | /   | /   | /  |
| 14:12 | R/W | 0x4 | PF3_SELECT<br>000: Input<br>010: SDC0_CMD<br>100: JTAG_DO1<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 11    | /   | /   | /   | /  |
| 10:8  | R/W | 0   | PF2_SELECT<br>000: Input<br>010: SDC0_CLK<br>100: UART0_TX<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 7     | /   | /   | /   | /  |
| 6:4   | R/W | 0x4 | PF1_SELECT<br>000: Input<br>010: SDC0_D0<br>100: JTAG_DI1<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 3     | /   | /   | /   | /  |
| 2:0   | R/W | 0x4 | PF0_SELECT<br>000: Input<br>010: SDC0_D1<br>100: JTAG_MS1<br>110: Reserved  | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |

### 30.3.47. PF Configure Register 1

| <b>Offset: 0xB8</b> |            |         | <b>Register Name: PF_CFG1</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:0                | /          | /       | /  |

### 30.3.48. PF Configure Register 2

| <b>Offset: 0xBC</b> |            |         | <b>Register Name: PF_CFG2</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:0                | /          | /       | /  |

**30.3.49. PF Configure Register 3**

| <b>Offset: 0xC0</b> |            |         | <b>Register Name: PF_CFG3</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:0                | /          | /       | /  |

**30.3.50. PF Data Register**

| <b>Offset: 0xC4</b> |            |         | <b>Register Name: PF_DAT</b><br><b>Default Value: 0x0000_0000</b>  |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:6                | /          | /       | /  |
| 5:0                 | R/W        | 0       | PF_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

**30.3.51. PF Multi-Driving Register 0**

| <b>Offset: 0xC8</b>  |            |         | <b>Register Name: PF_DRV0</b><br><b>Default Value: 0x0000_0555</b>  |
|----------------------|------------|---------|---|
| Bit                  | Read/Write | Default | Description   |
| 31:12                | /          | /       | /   |
| [2i+1:2i]<br>(i=0~5) | R/W        | 0x1     | PF_DRV<br>PF[n] Multi-Driving Select (n = 0~5)<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |

**30.3.52. PF Multi-Driving Register 1**

| <b>Offset: 0xCC</b> |            |         | <b>Register Name: PF_DRV1</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:24               | /          | /       | /  |

**30.3.53. PF Pull Register 0**

| Offset: 0xD0         |            |         | Register Name: PF_PULL0<br>Default Value: 0x0000_0000  |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:12                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~5) | R/W        | 0x0     | PF_PULL<br>PF[n] Pull-up/down Select (n = 0~5)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

**30.3.54. PF Pull Register 1**

| Offset: 0xD4 |            |         | Register Name: PF_PULL1<br>Default Value: 0x0000_0000 |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:0         | /          | /       | /   |

**30.3.55. PG Configure Register 0**

| Offset: 0xD8 |            |         | Register Name: PG_CFG0<br>Default Value: 0x0000_0000   |
|--------------|------------|---------|--|
| Bit          | Read/Write | Default | Description  |
| 31           | /          | /       | /  |
| 30:28        | R/W        | 0       | PG7_SELECT<br>000: Input                            001: Output<br>010: TS1_D3                        011: CSI1_D3<br>100: UART3_RX                    101: CSI0_D11<br>110: Reserved                    111: Reserved |
| 27           | /          | /       | /  |
| 26:24        | R/W        | 0       | PG6_SELECT<br>000: Input                            001: Output<br>010: TS1_D2                        011: CSI1_D2<br>100: UART3_TX                    101: CSI0_D10<br>110: Reserved                    111: Reserved |
| 23           | /          | /       | /  |
| 22:20        | R/W        | 0       | PG5_SELECT<br>000: Input                            001: Output<br>010: TS1_D1                        011: CSI1_D1<br>100: SDC1_D3                      101: CSI0_D9<br>110: Reserved                    111: Reserved |



|       |     |   |  |
|-------|-----|---|--|
| 19    | /   | / | /  |
| 18:16 | R/W | 0 | PG4_SELECT<br>000: Input                      001: Output<br>010: TS1_D0                    011: CSI1_D0<br>100: SDC1_D2                  101: CSI0_D8<br>110: Reserved                  111: Reserved   |
| 15    | /   | / | /  |
| 14:12 | R/W | 0 | PG3_SELECT<br>000: Input                      001: Output<br>010: TS1_DVLD                011: CSI1_VSYNC<br>100: SDC1_D1                  101: Reserved<br>110: Reserved                  111: Reserved |
| 11    | /   | / | /  |
| 10:8  | R/W | 0 | PG2_SELECT<br>000: Input                      001: Output<br>010: TS1_SYNC                011: CSI1_HSYNC<br>100: SDC1_D0                  101: Reserved<br>110: Reserved                  111: Reserved |
| 7     | /   | / | /  |
| 6:4   | R/W | 0 | PG1_SELECT<br>000: Input                      001: Output<br>010: TS1_ERR                 011: CSI1_CK<br>100: SDC1_CLK                101: Reserved<br>110: Reserved                  111: Reserved     |
| 3     | /   | / | /  |
| 2:0   | R/W | 0 | PG0_SELECT<br>000: Input                      001: Output<br>010: TS1_CLK                 011: CSI1_PCK<br>100: SDC1_CMD                101: Reserved<br>110: Reserved                  111: Reserved    |

### 30.3.56. PG Configure Register 1

| Offset: 0xDC |            |         | Register Name: PG_CFG1<br>Default Value: 0x0000_0000  |
|--------------|------------|---------|---|
| Bit          | Read/Write | Default | Description   |
| 31:7         | /          | /       | /   |
| 15           | /          | /       | /   |
| 14:12        | R/W        | 0       | PG11_SELECT<br>000: Input                      001: Output<br>010: TS1_D7                    011: CSI1_D7<br>100: UART4_RX                101: CSI0_D15 |



|      |     |   |  |   |
|------|-----|---|--|---|
|      |     |   | 110: Reserved  | 111: Reserved   |
| 11   | /   | / | /  |   |
| 10:8 | R/W | 0 | PG10_SELECT<br>000: Input<br>010: TS1_D6<br>100: UART4_TX<br>110: Reserved | 001: Output<br>011: CSI1_D6<br>101: CSI0_D14<br>111: Reserved |
| 7    | /   | / | /  |   |
| 6:4  | R/W | 0 | PG9_SELECT<br>000: Input<br>010: TS1_D5<br>100: UART3_CTS<br>110: Reserved | 001: Output<br>011: CSI1_D5<br>101: CSI0_D13<br>111: Reserved |
| 3    | /   | / | /  |   |
| 2:0  | R/W | 0 | PG8_SELECT<br>000: Input<br>010: TS1_D4<br>100: UART3_RTS<br>110: Reserved | 001: Output<br>011: CSI1_D4<br>101: CSI0_D12<br>111: Reserved |

### 30.3.57. PG Configure Register 2

|                     |                   |                |  |
|---------------------|-------------------|----------------|--|
| <b>Offset: 0xE0</b> |                   |                | <b>Register Name: PG_CFG2</b><br><b>Default Value: 0x0000_0000</b> |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>   |
| 31:0                | /                 | /              | /  |

### 30.3.58. PG Configure Register 3

|                     |                   |                |  |
|---------------------|-------------------|----------------|--|
| <b>Offset: 0xE4</b> |                   |                | <b>Register Name: PG_CFG3</b><br><b>Default Value: 0x0000_0000</b> |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>   |
| 31:0                | /                 | /              | /  |

### 30.3.59. PG Data Register

|                     |                   |                |   |
|---------------------|-------------------|----------------|---|
| <b>Offset: 0xE8</b> |                   |                | <b>Register Name: PG_DAT</b><br><b>Default Value: 0x0000_0000</b> |
| <b>Bit</b>          | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| 31:12               | /                 | /              | /   |
| 11:0                | R/W               | 0              | PG_DAT  |



|  |  |  |  |
|--|--|--|--|
|  |  |  | If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |
|--|--|--|--|

### 30.3.60. PG Multi-Driving Register 0

| <b>Offset: 0xEC</b>   |            |         | <b>Register Name: PG_DRV0</b><br><b>Default Value: 0x0555_5555</b>  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| 31:20                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x1     | PG_DRV<br>PG[n] Multi-Driving Select (n = 0~11)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.61. PG Multi-Driving Register 1

| <b>Offset: 0xF0</b> |            |         | <b>Register Name: PG_DRV1</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|------------|---------|--|
| Bit                 | Read/Write | Default | Description  |
| 31:24               | /          | /       | /  |

### 30.3.62. PG Pull Register 0

| <b>Offset: 0xF4</b>   |            |         | <b>Register Name: PG_PULL0</b><br><b>Default Value: 0x0000_0000</b>   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| 31:24                 | /          | /       | /   |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x0     | PG_PULL<br>PG[n] Pull-up/down Select (n = 0~11)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

### 30.3.63. PG Pull Register 1

|                     |  |  |   |
|---------------------|--|--|---|
| <b>Offset: 0xF8</b> |  |  | <b>Register Name: PG_PULL1</b><br><b>Default Value: 0x0000_0000</b> |
|---------------------|--|--|---|





| Bit  | Read/Write | Default | Description |
|------|------------|---------|-------------|
| 31:0 | /          | /       | /           |

### 30.3.64. PH Configure Register 0

| Offset: 0xFC |            |         | Register Name: PH_CFG0   |
|--------------|------------|---------|--|
|              |            |         | Default Value: 0x0000_0000   |
| Bit          | Read/Write | Default | Description  |
| 31           | /          | /       | /  |
| 30:28        | R/W        | 0       | PH7_SELECT<br>000: Input                      001: Output<br>010: LCD1_D7                    011: ATAD3<br>100: UART5_RX                 101: MS_CLK<br>110: EINT7                       111: CSII_D7    |
| 27           | /          | /       | /  |
| 26:24        | R/W        | 0       | PH6_SELECT<br>000: Input                      001: Output<br>010: LCD1_D6                    011: ATAD2<br>100: UART5_TX                 101: MS_BS<br>110: EINT6                       111: CSII_D6     |
| 23           | /          | /       | /  |
| 22:20        | R/W        | 0       | PH5_SELECT<br>000: Input                      001: Output<br>010: LCD1_D5                    011: ATAD1<br>100: UART4_RX                 101: Reserved<br>110: EINT5                       111: CSII_D5  |
| 19           | /          | /       | /  |
| 18:16        | R/W        | 0       | PH4_SELECT<br>000: Input                      001: Output<br>010: LCD1_D4                    011: ATAD0<br>100: UART4_TX                 101: Reserved<br>110: EINT4                       111: CSII_D4  |
| 15           | /          | /       | /  |
| 14:12        | R/W        | 0       | PH3_SELECT<br>000: Input                      001: Output<br>010: LCD1_D3                    011: ATAIRQ<br>100: UART3_CTS                101: Reserved<br>110: EINT3                       111: CSII_D3 |
| 11           | /          | /       | /  |
| 10:8         | R/W        | 0       | PH2_SELECT<br>000: Input                      001: Output<br>010: LCD1_D2                    011: ATAA2  |



|     |     |   |   |  |
|-----|-----|---|---|--|
|     |     |   | 100: UART3_RTS<br>110: EINT2  | 101: Reserved<br>111: CSII_D2                              |
| 7   | /   | / | /   |  |
| 6:4 | R/W | 0 | PH1_SELECT<br>000: Input<br>010: LCD1_D1<br>100: UART3_RX<br>110: EINT1 | 001: Output<br>011: ATAA1<br>101: Reserved<br>111: CSII_D1 |
| 3   | /   | / | /   |  |
| 2:0 | R/W | 0 | PH0_SELECT<br>000: Input<br>010: LCD1_D0<br>100: UART3_TX<br>110: EINT0 | 001: Output<br>011: ATAA0<br>101: Reserved<br>111: CSII_D0 |

### 30.3.65. PH Configure Register 1

| Offset: 0x100 |            |         | Register Name: PH_CFG1<br>Default Value: 0x0000_0000                       |   |
|---------------|------------|---------|--|---|
| Bit           | Read/Write | Default | Description  |   |
| 31            | /          | /       | /  |   |
| 30:28         | R/W        | 0       | PH15_SELECT<br>000: Input<br>010: LCD1_D15<br>100: KP_IN5<br>110: EINT15   | 001: Output<br>011: ATAD11<br>101: SMC_VPPPP<br>111: CSII_D15 |
| 27            | /          | /       | /  |   |
| 26:24         | R/W        | 0       | PH14_SELECT<br>000: Input<br>010: LCD1_D14<br>100: KP_IN4<br>110: EINT14   | 001: Output<br>011: ATAD10<br>101: SMC_VPPEN<br>111: CSII_D14 |
| 23            | /          | /       | /  |   |
| 22:20         | R/W        | 0       | PH13_SELECT<br>000: Input<br>010: LCD1_D13<br>100: PS2_SDA1<br>110: EINT13 | 001: Output<br>011: ATAD9<br>101: SMC_RST<br>111: CSII_D13    |
| 19            | /          | /       | /  |   |
| 18:16         | R/W        | 0       | PH12_SELECT<br>000: Input<br>010: LCD1_D12                                 | 001: Output<br>011: ATAD8                                     |



|       |     |   |  |  |
|-------|-----|---|--|--|
|       |     |   | 100: PS2_SCK1<br>110: EINT12   | 101: Reserved<br>111: CSII_D12                           |
| 15    | /   | / | /  |  |
| 14:12 | R/W | 0 | PH11_SELECT<br>000: Input<br>010: LCD1_D11<br>100: KP_IN3<br>110: EINT11 | 001: Output<br>011: ATAD7<br>101: MS_D3<br>111: CSII_D11 |
| 11    | /   | / | /  |  |
| 10:8  | R/W | 0 | PH10_SELECT<br>000: Input<br>010: LCD1_D10<br>100: KP_IN2<br>110: EINT10 | 001: Output<br>011: ATAD6<br>101: MS_D2<br>111: CSII_D10 |
| 7     | /   | / | /  |  |
| 6:4   | R/W | 0 | PH9_SELECT<br>000: Input<br>010: LCD1_D9<br>100: KP_IN1<br>110: EINT9    | 001: Output<br>011: ATAD5<br>101: MS_D1<br>111: CSII_D9  |
| 3     | /   | / | /  |  |
| 2:0   | R/W | 0 | PH8_SELECT<br>000: Input<br>010: LCD1_D8<br>100: KP_IN0<br>110: EINT8    | 001: Output<br>011: ATAD4<br>101: MS_D0<br>111: CSII_D8  |

### 30.3.66. PH Configure Register 2

| Offset: 0x104 |            |         | Register Name: PH_CFG2  |  |
|---------------|------------|---------|---|--|
|               |            |         | Default Value: 0x0000_0000  |  |
| Bit           | Read/Write | Default | Description   |  |
| 31            | /          | /       | /   |  |
| 30:28         | R/W        | 0       | PH23_SELECT<br>000: Input<br>010: LCD1_D23<br>100: KP_OUT3<br>110: Reserved | 001: Output<br>011: ATACS0<br>101: SDC1_CLK<br>111: CSII_D23 |
| 27            | /          | /       | /   |  |
| 26:24         | R/W        | 0       | PH22_SELECT<br>000: Input<br>010: LCD1_D22                                  | 001: Output<br>011: ATADACK                                  |



|       |     |   |   |   |
|-------|-----|---|---|---|
|       |     |   | 100: KP_OUT2<br>110: Reserved   | 101: SDC1_CMD<br>111: CSII_D22                                |
| 23    | /   | / | /   |   |
| 22:20 | R/W | 0 | PH21_SELECT<br>000: Input<br>010: LCD1_D21<br>100: CAN_RX<br>110: EINT21  | 001: Output<br>011: ATADREQ<br>101: Reserved<br>111: CSII_D21 |
| 19    | /   | / | /   |   |
| 18:16 | R/W | 0 | PH20_SELECT<br>000: Input<br>010: LCD1_D20<br>100: CAN_TX<br>110: EINT20  | 001: Output<br>011: ATAOE<br>101: Reserved<br>111: CSII_D20   |
| 15    | /   | / | /   |   |
| 14:12 | R/W | 0 | PH19_SELECT<br>000: Input<br>010: LCD1_D19<br>100: KP_OUT1<br>110: EINT19 | 001: Output<br>011: ATAD15<br>101: SMC_SDA<br>111: CSII_D19   |
| 11    | /   | / | /   |   |
| 10:8  | R/W | 0 | PH18_SELECT<br>000: Input<br>010: LCD1_D18<br>100: KP_OUT0<br>110: EINT18 | 001: Output<br>011: ATAD14<br>101: SMC_SCK<br>111: CSII_D18   |
| 7     | /   | / | /   |   |
| 6:4   | R/W | 0 | PH17_SELECT<br>000: Input<br>010: LCD1_D17<br>100: KP_IN7<br>110: EINT17  | 001: Output<br>011: ATAD13<br>101: SMC_VCCEN<br>111: CSII_D17 |
| 3     | /   | / | /   |   |
| 2:0   | R/W | 0 | PH16_SELECT<br>000: Input<br>010: LCD1_D16<br>100: KP_IN6<br>110: EINT16  | 001: Output<br>011: ATAD12<br>101: Reserved<br>111: CSII_D16  |

### 30.3.67. PH Configure Register 3

|               |                        |
|---------------|------------------------|
| Offset: 0x108 | Register Name: PH_CFG3 |
|---------------|------------------------|



|       |            |         | Default Value: 0x0000_0000  |
|-------|------------|---------|---|
| Bit   | Read/Write | Default | Description   |
| 31:16 | /          | /       | /   |
| 15    | /          | /       | /   |
| 14:12 | R/W        | 0       | PH27_SELECT<br>000: Input                                      001: Output<br>010: LCD1_VSYNC                              011: ATAIOW<br>100: KP_OUT7                                      101: SDC1_D3<br>110: Reserved                                      111: CSII_VSYNC        |
| 11    | /          | /       | Reserved  |
| 10:8  | R/W        | 0       | PH26_SELECT<br>000: Input                                      001: Output<br>010: LCD1_HSYNC                              011: ATAIOR<br>100: KP_OUT6                                      101: SDC1_D2<br>110: Reserved                                      111: CSII_HSYNC        |
| 7     | /          | /       | /   |
| 6:4   | R/W        | 0       | PH25_SELECT<br>000: Input                                      001: Output<br>010: LCD1_DE                                      011: ATAIORDY<br>100: KP_OUT5                                      101: SDC1_D1<br>110: Reserved                                      111: CSII_FIELD |
| 3     | /          | /       | /   |
| 2:0   | R/W        | 0       | PH24_SELECT<br>000: Input                                      001: Output<br>010: LCD1_CLK                                      011: ATACS1<br>100: KP_OUT4                                      101: SDC1_D0<br>110: Reserved                                      111: CSII_PCLK   |

### 30.3.68. PH Data Register

|               |            |         | Register Name: PH_DAT  |
|---------------|------------|---------|--|
| Offset: 0x10C |            |         | Default Value: 0x0000_0000   |
| Bit           | Read/Write | Default | Description  |
| 31:28         | /          | /       | /  |
| 27:0          | R/W        | 0       | PH_DAT<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

**30.3.69. PH Multi-Driving Register 0**

| <b>Offset: 0x110</b>  |            |         | <b>Register Name: PH_DRV0</b><br><b>Default Value: 0x5555_5555</b>  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | PH_DRV<br>PH[n] Multi-Driving Select (n = 0~15)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

**30.3.70. PH Multi-Driving Register 1**

| <b>Offset: 0x114</b>  |            |         | <b>Register Name: PH_DRV1</b><br><b>Default Value: 0x0055_5555</b>   |
|-----------------------|------------|---------|--|
| Bit                   | Read/Write | Default | Description  |
| 31:24                 | /          | /       | /  |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x1     | PH_DRV<br>PH[n] Multi-Driving Select (n = 16~27)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

**30.3.71. PH Pull Register 0**

| <b>Offset: 0x118</b>  |            |         | <b>Register Name: PH_PULL0</b><br><b>Default Value: 0x0000_0000</b>   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0     | PH_PULL<br>PH[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

**30.3.72. PH Pull Register 1**

| <b>Offset: 0x11C</b>  |            |         | <b>Register Name: PH_PULL1</b><br><b>Default Value: 0x0000_0000</b>                                |
|-----------------------|------------|---------|--|
| Bit                   | Read/Write | Default | Description  |
| 31:24                 | /          | /       | /  |
| [2i+1:2i]<br>(i=0~11) | R/W        | 0x0     | PH_PULL<br>PH[n] Pull-up/down Select (n = 16~27)<br>00: Pull-up/down disable    01: Pull-up enable |



|  |  |  |               |              |
|--|--|--|---------------|--------------|
|  |  |  | 10: Pull-down | 11: Reserved |
|--|--|--|---------------|--------------|

### 30.3.73. PI Configure Register 0

| Offset: 0x120 |            |         | Register Name: PI_CFG0<br>Default Value: 0x0000_0000 |               |
|---------------|------------|---------|--|---------------|
| Bit           | Read/Write | Default | Description  |               |
| 31            | /          | /       | /  |               |
| 30:28         | R/W        | 0       | PI7_SELECT   |               |
|               |            |         | 000: Input   | 001: Output   |
|               |            |         | 010: SDC3_D1   | 011: Reserved |
|               |            |         | 100: Reserved  | 101: Reserved |
|               |            |         | 110: Reserved  | 111: Reserved |
| 27            | /          | /       | /  |               |
| 26:24         | R/W        | 0       | PI6_SELECT   |               |
|               |            |         | 000: Input   | 001: Output   |
|               |            |         | 010: SDC3_D0   | 011: Reserved |
|               |            |         | 100: Reserved  | 101: Reserved |
|               |            |         | 110: Reserved  | 111: Reserved |
| 23            | /          | /       | /  |               |
| 22:20         | R/W        | 0       | PI5_SELECT   |               |
|               |            |         | 000: Input   | 001: Output   |
|               |            |         | 010: SDC3_CLK  | 011: Reserved |
|               |            |         | 100: Reserved  | 101: Reserved |
|               |            |         | 110: Reserved  | 111: Reserved |
| 19            | /          | /       | /  |               |
| 18:16         | R/W        | 0       | PI4_SELECT   |               |
|               |            |         | 000: Input   | 001: Output   |
|               |            |         | 010: SDC3_CMD  | 011: Reserved |
|               |            |         | 100: Reserved  | 101: Reserved |
|               |            |         | 110: Reserved  | 111: Reserved |
| 15            | /          | /       | /  |               |
| 14:12         | R/W        | 0       | PI3_SELECT   |               |
|               |            |         | 000: Input   | 001: Output   |
|               |            |         | 010: PWM1  | 011: Reserved |
|               |            |         | 100: Reserved  | 101: Reserved |
|               |            |         | 110: Reserved  | 111: Reserved |
| 11            | /          | /       | /  |               |
| 10:8          | R/W        | 0       | PI2_SELECT   |               |
|               |            |         | 000: Input   | 001: Output   |
|               |            |         | 010: Reserved  | 011: Reserved |
|               |            |         | 100: Reserved  | 101: Reserved |



|     |     |   |   |  |
|-----|-----|---|---|--|
|     |     |   | 110: Reserved   | 111: Reserved  |
| 7   | /   | / | /   |  |
| 6:4 | R/W | 0 | PI1_SELECT<br>000: Input<br>010: Reserved<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 3   | /   | / | /   |  |
| 2:0 | R/W | 0 | PI0_SELECT<br>000: Input<br>010: Reserved<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |

### 30.3.74. PI Configure Register 1

| Offset: 0x124 |            |         | Register Name: PI_CFG1<br>Default Value: 0x0000_0000                        |  |
|---------------|------------|---------|---|--|
| Bit           | Read/Write | Default | Description   |  |
| 31            | /          | /       | /   |  |
| 30:28         | R/W        | 0       | PI15_SELECT<br>000: Input<br>010: SPI1_CS1<br>100: TCLKIN1<br>110: EINT27   | 001: Output<br>011: PS2_SDA1<br>101: Reserved<br>111: Reserved |
| 27            | /          | /       | /   |  |
| 26:24         | R/W        | 0       | PI14_SELECT<br>000: Input<br>010: SPI0_CS1<br>100: TCLKIN0<br>110: EINT26   | 001: Output<br>011: PS2_SCK1<br>101: Reserved<br>111: Reserved |
| 23            | /          | /       | /   |  |
| 22:20         | R/W        | 0       | PI13_SELECT<br>000: Input<br>010: SPI0_MISO<br>100: Reserved<br>110: EINT25 | 001: Output<br>011: UART6_RX<br>101: Reserved<br>111: Reserved |
| 19            | /          | /       | /   |  |
| 18:16         | R/W        | 0       | PI12_SELECT<br>000: Input<br>010: SPI0_MOSI<br>100: Reserved                | 001: Output<br>011: UART6_TX<br>101: Reserved                  |





|       |     |   |  |  |
|-------|-----|---|--|--|
|       |     |   | 110: EINT24  | 111: Reserved  |
| 15    | /   | / | /  |  |
| 14:12 | R/W | 0 | PI11_SELECT<br>000: Input<br>010: SPI0_CLK<br>100: Reserved<br>110: EINT23 | 001: Output<br>011: UART5_RX<br>101: Reserved<br>111: Reserved |
| 11    | /   | / | /  |  |
| 10:8  | R/W | 0 | PI10_SELECT<br>000: Input<br>010: SPI0_CS0<br>100: Reserved<br>110: EINT22 | 001: Output<br>011: UART5_TX<br>101: Reserved<br>111: Reserved |
| 7     | /   | / | /  |  |
| 6:4   | R/W | 0 | PI9_SELECT<br>000: Input<br>010: SDC3_D3<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |
| 3     | /   | / | /  |  |
| 2:0   | R/W | 0 | PI8_SELECT<br>000: Input<br>010: SDC3_D2<br>100: Reserved<br>110: Reserved | 001: Output<br>011: Reserved<br>101: Reserved<br>111: Reserved |

### 30.3.75. PI Configure Register 2

| Offset: 0x128 |            |         | Register Name: PI_CFG2<br>Default Value: 0x0000_0000                     |  |
|---------------|------------|---------|--|--|
| Bit           | Read/Write | Default | Description  |  |
| 31:24         | /          | /       | /  |  |
| 23            | /          | /       | /  |  |
| 22:20         | R/W        | 0       | PI21_SELECT<br>000: Input<br>010: PS2_SDA0<br>100: HSDA<br>110: Reserved | 001: Output<br>011: UART7_RX<br>101: Reserved<br>111: Reserved |
| 19            | /          | /       | /  |  |
| 18:16         | R/W        | 0       | PI20_SELECT<br>000: Input<br>010: PS2_SCK0                               | 001: Output<br>011: UART7_TX                                   |



|       |     |   |   |   |
|-------|-----|---|---|---|
|       |     |   | 100: HSCL<br>110: Reserved  | 101: Reserved<br>111: Reserved                                  |
| 15    | /   | / | /   |   |
| 14:12 | R/W | 0 | PI19_SELECT<br>000: Input<br>010: SPI1_MISO<br>100: Reserved<br>110: EINT31 | 001: Output<br>011: UART2_RX<br>101: Reserved<br>111: Reserved  |
| 11    | /   | / | /   |   |
| 10:8  | R/W | 0 | PI18_SELECT<br>000: Input<br>010: SPI1_MOSI<br>100: Reserved<br>110: EINT30 | 001: Output<br>011: UART2_TX<br>101: Reserved<br>111: Reserved  |
| 7     | /   | / | /   |   |
| 6:4   | R/W | 0 | PI17_SELECT<br>000: Input<br>010: SPI1_CLK<br>100: Reserved<br>110: EINT29  | 001: Output<br>011: UART2_CTS<br>101: Reserved<br>111: Reserved |
| 3     | /   | / | /   |   |
| 2:0   | R/W | 0 | PI16_SELECT<br>000: Input<br>010: SPI1_CS0<br>100: Reserved<br>110: EINT28  | 001: Output<br>011: UART2_RTS<br>101: Reserved<br>111: Reserved |

### 30.3.76. PI Configure Register 3

| <b>Offset: 0x12C</b> |            |         | <b>Register Name: PI_CFG3</b><br><b>Default Value: 0x0000_0000</b> |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:0                 | /          | /       | /  |

### 30.3.77. PI Data Register

| <b>Offset: 0x130</b> |            |         | <b>Register Name: PI_DAT</b><br><b>Default Value: 0x0000_0000</b> |
|----------------------|------------|---------|---|
| Bit                  | Read/Write | Default | Description   |
| 31:22                | /          | /       | /   |
| 21:0                 | R/W        | 0       | PI_DAT  |



|  |  |  |  |
|--|--|--|--|
|  |  |  | If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |
|--|--|--|--|

### 30.3.78. PI Multi-Driving Register 0

| <b>Offset: 0x134</b>  |            |         | <b>Register Name: PI_DRV0</b><br><b>Default Value: 0x5555_5555</b>  |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x1     | PI_DRV<br>PI[n] Multi-Driving Select (n = 0~15)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.79. PI Multi-Driving Register 1

| <b>Offset: 0x138</b> |            |         | <b>Register Name: PI_DRV1</b><br><b>Default Value: 0x0000_0555</b>   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:12                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~5) | R/W        | 0x1     | PI_DRV<br>PI[n] Multi-Driving Select (n = 16~21)<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

### 30.3.80. PI Pull Register 0

| <b>Offset: 0x13C</b>  |            |         | <b>Register Name: PI_PULL0</b><br><b>Default Value: 0x0000_0000</b>   |
|-----------------------|------------|---------|---|
| Bit                   | Read/Write | Default | Description   |
| [2i+1:2i]<br>(i=0~15) | R/W        | 0x0     | PI_PULL<br>PI[n] Pull-up/down Select (n = 0~15)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

### 30.3.81. PI Pull Register 1

|                      |                                |
|----------------------|--------------------------------|
| <b>Offset: 0x140</b> | <b>Register Name: PI_PULL1</b> |
|----------------------|--------------------------------|



|                      |            |         | Default Value: 0x0000_0000   |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| 31:12                | /          | /       | /  |
| [2i+1:2i]<br>(i=0~5) | R/W        | 0x0     | PI_PULL<br>PI[n] Pull-up/down Select (n = 16~21)<br>00: Pull-up/down disable    01: Pull-up<br>10: Pull-down                    11: Reserved |

### 30.3.82. PIO Interrupt Configure Register 0

| Offset: 0x200        |            |         | Register Name: PIO_INT_CFG0<br>Default Value: 0x0000_0000   |
|----------------------|------------|---------|---|
| Bit                  | Read/Write | Default | Description   |
| [4i+3:4i]<br>(i=0~7) | R/W        | 0       | PIO_INT_CFG<br>External INTn Mode (n = 0~7)<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/ Negative)<br>Others: Reserved |

### 30.3.83. PIO Interrupt Configure Register 1

| Offset: 0x204        |            |         | Register Name: PIO_INT_CFG1<br>Default Value: 0x0000_0000  |
|----------------------|------------|---------|--|
| Bit                  | Read/Write | Default | Description  |
| [4i+3:4i]<br>(i=0~7) | R/W        | 0       | PIO_INT_CFG<br>External INTn Mode (n = 8~15)<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/ Negative)<br>Others: Reserved |

### 30.3.84. PIO Interrupt Configure Register 2

| Offset: 0x208 |            |         | Register Name: PIO_INT_CFG2<br>Default Value: 0x0000_0000 |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |



|                      |     |   |   |
|----------------------|-----|---|---|
| [4i+3:4i]<br>(i=0~7) | R/W | 0 | PIO_INT_CFG<br>External INTn Mode (n = 16~23)<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/ Negative)<br>Others: Reserved |
|----------------------|-----|---|---|

### 30.3.85. PIO Interrupt Configure Register 3

|                      |                   |                |   |
|----------------------|-------------------|----------------|---|
| <b>Offset: 0x20C</b> |                   |                | <b>Register Name: PIO_INT_CFG3</b><br><b>Default Value: 0x0000_0000</b>   |
| <b>Bit</b>           | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| [4i+3:4i]<br>(i=0~7) | R/W               | 0              | PIO_INT_CFG<br>External INTn Mode (n = 24~31)<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/ Negative)<br>Others: Reserved |

### 30.3.86. PIO Interrupt Control Register

|                      |                   |                |   |
|----------------------|-------------------|----------------|---|
| <b>Offset: 0x210</b> |                   |                | <b>Register Name: PIO_INT_CTL</b><br><b>Default Value: 0x0000_0000</b>    |
| <b>Bit</b>           | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| [n]<br>(n=0~31)      | R/W               | 0              | PIO_INT_CTL<br>External INTn Enable (n = 0~31)<br>0: Disable<br>1: Enable |

### 30.3.87. PIO Interrupt Status Register

|                      |                   |                |   |
|----------------------|-------------------|----------------|---|
| <b>Offset: 0x214</b> |                   |                | <b>Register Name: PIO_INT_STATUS</b><br><b>Default Value: 0x0000_0000</b>   |
| <b>Bit</b>           | <b>Read/Write</b> | <b>Default</b> | <b>Description</b>  |
| [n]<br>(n=0~31)      | R/W               | 0              | PIO_INT_STATUS<br>External INTn Pending Bit (n = 0~31)<br>0: No IRQ pending |



|  |  |  |                                      |
|--|--|--|--------------------------------------|
|  |  |  | 1: IRQ pending<br>Write '1' to clear |
|--|--|--|--------------------------------------|

### 30.3.88. PIO Interrupt Debounce Register

| Offset: 0x218 |            |         | Register Name: PIO_INT_DEB<br>Default Value: 0x0000_0000  |
|---------------|------------|---------|---|
| Bit           | Read/Write | Default | Description   |
| 31:7          | /          | /       | /   |
| 6:4           | R/W        | 0       | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre-scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1           | /          | /       | /   |
| 0             | R/W        | 0       | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32Khz<br>1: HOSC 24Mhz                |



## 31. CSI0 with ISP FE

### 31.1. Overview

CSI0 is a flexible camera sensor interface, which supports 8 bits raw data and 16 bits YUV422 data input, and it can parse input data to memory through user format configuration. CSI0 has a built-in ISP which can provide AWB, AE Control, Auto Focus, Lens Shade Corrector, Bad Pixel Correction, and etc.

### 31.2. Feature

#### 31.2.1. CSI

- 8 bits input data
- Support CCIR656 protocol for NTSC and PAL
- 3 parallel data paths for image stream parsing
- Received data double buffer support
- Parsing BAYER data into planar R, G, B output to memory
- Parsing interlaced data into planar or tie-based YCbCr output to memory
- Pass raw data direct to memory
- All data transmit timing can be adjusted by software
- support multi-channel ITU-R BT.656 time-multiplexed format
- luminance statistical value
- support 8-bit raw data input
- support 16-bit YUV422 data input

#### 31.2.2. ISP FE

- Digital clamp with horizontal/vertical offset compensation
- Lens shading correction
- Color dependent gain control and black level offset control
- Dark frame subtract of raw image stored
- AE/AF/AWB statistics
- Histogram statistics
- DC subtract for Y channel
- LUT Defect Pixel correction
- Double buffer for enable and output address registers

### 31.3. Block diagram




Figure31-1 CSI Block Diagram

#### 31.3.1.CSI data ports

|       | Bayer            | YCbCr (YUV)       | Interlaced             | Pass-through   |
|-------|------------------|-------------------|------------------------|----------------|
| FIFO0 | Red pixel data   | Y pixel data      | All field 1 pixel data | All pixel data |
| FIFO1 | Green pixel data | Cb (U) pixel data | All field 2 pixel data | -              |
| FIFO2 | Blue pixel data  | Cr (V) pixel data | -                      | -              |

### 31.4. Timing

#### 31.4.1.CSI timing

Vref= positive; Href= positive




Figure31-2



**vertical size setting**




Figure31-3

**horizontal size setting and pixel clock timing(Href= positive)**




Figure31-4

**31.4.2.16bit YUV422 Timing**




Figure31-5

**31.4.3.CCIR656 2 channel Timing**




Figure31-6

### 31.4.4. CCIR656 4 channel Timing




Figure31-7

### 31.4.5. CCIR656 Header Code

#### CCIR656 Header Data Bit Definition

| Data Bit      | First Word(0xFF) | Second Word(0x00) | Third Word(0x00) | Fourth Word |
|---------------|------------------|-------------------|------------------|-------------|
| CS D[9] (MSB) | 1                | 0                 | 0                | 1           |
| CS D[8]       | 1                | 0                 | 0                | F           |
| CS D[7]       | 1                | 0                 | 0                | V           |
| CS D[6]       | 1                | 0                 | 0                | H           |
| CS D[5]       | 1                | 0                 | 0                | P3          |
| CS D[4]       | 1                | 0                 | 0                | P2          |
| CS D[3]       | 1                | 0                 | 0                | P1          |
| CS D[2]       | 1                | 0                 | 0                | P0          |
| CS D[1]       | x                | x                 | x                | x           |
| CS D[0]       | x                | x                 | x                | x           |

For compatibility with an 8-bit interface, CS D[1] and CS D[0] are not defined.

| Decode                              | F | V | H | P3 | P2 | P1 | P0 |
|-------------------------------------|---|---|---|----|----|----|----|
| Field 1 start of active video (SAV) | 0 | 0 | 0 | 0  | 0  | 0  | 0  |
| Field 1 end of active video (EAV)   | 0 | 0 | 1 | 1  | 1  | 0  | 1  |
| Field 1 SAV (digital blanking)      | 0 | 1 | 0 | 1  | 0  | 1  | 1  |
| Field 1 EAV (digital blanking)      | 0 | 1 | 1 | 0  | 1  | 1  | 0  |



|                                |   |   |   |   |   |   |   |
|--------------------------------|---|---|---|---|---|---|---|
| Field 2 SAV                    | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| Field 2 EAV                    | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| Field 2 SAV (digital blanking) | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Field 2 EAV (digital blanking) | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

Multi-Channel:

| Condition |        |        | 656 FVH Value |   |   | SAV-EAV Code |        |       |        |      |      |      |
|-----------|--------|--------|---------------|---|---|--------------|--------|-------|--------|------|------|------|
| Field     | V-time | H-time | F             | V | H | First        | Second | Third | Fourth |      |      |      |
|           |        |        |               |   |   |              |        |       | Ch1    | Ch2  | Ch3  | Ch4  |
| EVEN      | BLANK  | EAV    | 1             | 1 | 1 | 0xFF         | 0x00   | 0x00  | 0xF0   | 0xF1 | 0xF2 | 0xF3 |
| EVEN      | BLANK  | SAV    | 1             | 1 | 0 | 0xFF         | 0x00   | 0x00  | 0xE0   | 0xE1 | 0xE2 | 0xE3 |
| EVEN      | ACTIVE | EAV    | 1             | 0 | 1 | 0xFF         | 0x00   | 0x00  | 0xD0   | 0xD1 | 0xD2 | 0xD3 |
| EVEN      | ACTIVE | SAV    | 1             | 0 | 0 | 0xFF         | 0x00   | 0x00  | 0xC0   | 0xC1 | 0xC2 | 0xC3 |
| ODD       | BLANK  | EAV    | 0             | 1 | 1 | 0xFF         | 0x00   | 0x00  | 0xB0   | 0xB1 | 0xB2 | 0xB3 |
| ODD       | BLANK  | SAV    | 0             | 1 | 0 | 0xFF         | 0x00   | 0x00  | 0xA0   | 0xA1 | 0xA2 | 0xA3 |
| ODD       | ACTIVE | EAV    | 0             | 0 | 1 | 0xFF         | 0x00   | 0x00  | 0x90   | 0x91 | 0x92 | 0x93 |
| ODD       | ACTIVE | SAV    | 0             | 0 | 0 | 0xFF         | 0x00   | 0x00  | 0x80   | 0x81 | 0x82 | 0x83 |

Figure39-8

### 31.5. CSI0 Register List

| Module Name | Base Address |
|-------------|--------------|
| CSI0        | 0x01C09000   |

| Register Name              | Offset | Register name   |
|----------------------------|--------|---|
| <b>CSI0_EN_REG</b>         | 0X000  | CSI enable register                                   |
| <b>CSI0_CFG_REG</b>        | 0X004  | CSI configuration register                            |
| <b>CSI0_CAP_REG</b>        | 0X008  | CSI capture control register                          |
| <b>CSI0_SCALE_REG</b>      | 0X00C  | CSI scale register                                    |
| <b>CSI0_C0_F0_BUFA_REG</b> | 0X010  | CSI Channel_0 FIFO 0 output buffer-A address register |
| <b>CSI0_C0_F0_BUFB_REG</b> | 0X014  | CSI Channel_0 FIFO 0 output buffer-B address register |
| <b>CSI0_C0_F1_BUFA_REG</b> | 0X018  | CSI Channel_0 FIFO 1 output buffer-A address register |
| <b>CSI0_C0_F1_BUFB_REG</b> | 0X01C  | CSI Channel_0 FIFO 1 output buffer-B address register |
| <b>CSI0_C0_F2_BUFA_REG</b> | 0X020  | CSI Channel_0 FIFO 2 output buffer-A address register |
| <b>CSI0_C0_F2_BUFB_REG</b> | 0X024  | CSI Channel_0 FIFO 2 output buffer-B address register |
| <b>CSI0_C0_BUF_CTL_REG</b> | 0X028  | CSI Channel_0 output buffer control                   |



|                            |       |   |
|----------------------------|-------|---|
|                            |       | register  |
| <b>CSI0_C0_BUF_STA_REG</b> | 0X02C | CSI Channel_0 status register                         |
| <b>CSI0_C0_INT_EN_REG</b>  | 0X030 | CSI Channel_0 interrupt enable register               |
| <b>CSI0_C0_INT_STA_REG</b> | 0X034 | CSI Channel_0 interrupt status register               |
| <b>CSI0_C0_HSIZE_REG</b>   | 0X040 | CSI Channel_0 horizontal size register                |
| <b>CSI0_C0_VSIZE_REG</b>   | 0X044 | CSI Channel_0 vertical size register                  |
| <b>CSI0_C0_BUF_LEN_REG</b> | 0X048 | CSI Channel_0 line buffer length register             |
|                            |       |   |
| <b>CSI0_C1_F0_BUFA_REG</b> | 0X110 | CSI Channel_1 FIFO 0 output buffer-A address register |
| <b>CSI0_C1_F0_BUFB_REG</b> | 0X114 | CSI Channel_1 FIFO 0 output buffer-B address register |
| <b>CSI0_C1_F1_BUFA_REG</b> | 0X118 | CSI Channel_1 FIFO 1 output buffer-A address register |
| <b>CSI0_C1_F1_BUFB_REG</b> | 0X11C | CSI Channel_1 FIFO 1 output buffer-B address register |
| <b>CSI0_C1_F2_BUFA_REG</b> | 0X120 | CSI Channel_1 FIFO 2 output buffer-A address register |
| <b>CSI0_C1_F2_BUFB_REG</b> | 0X124 | CSI Channel_1 FIFO 2 output buffer-B address register |
| <b>CSI0_C1_BUF_CTL_REG</b> | 0X128 | CSI Channel_1 output buffer control register          |
| <b>CSI0_C1_BUF_STA_REG</b> | 0X12C | CSI Channel_1 status register                         |
| <b>CSI0_C1_INT_EN_REG</b>  | 0X130 | CSI Channel_1 interrupt enable register               |
| <b>CSI0_C1_INT_STA_REG</b> | 0X134 | CSI Channel_1 interrupt status register               |
| <b>CSI0_C1_HSIZE_REG</b>   | 0X140 | CSI Channel_1 horizontal size register                |
| <b>CSI0_C1_VSIZE_REG</b>   | 0X144 | CSI Channel_1 vertical size register                  |
| <b>CSI0_C1_BUF_LEN_REG</b> | 0X148 | CSI Channel_1 line buffer length register             |
|                            |       |   |
| <b>CSI0_C2_F0_BUFA_REG</b> | 0X210 | CSI Channel_2 FIFO 0 output buffer-A address register |
| <b>CSI0_C2_F0_BUFB_REG</b> | 0X214 | CSI Channel_2 FIFO 0 output buffer-B address register |
| <b>CSI0_C2_F1_BUFA_REG</b> | 0X218 | CSI Channel_2 FIFO 1 output buffer-A address register |



|                             |       |   |
|-----------------------------|-------|---|
| <b>CSI0_C2_F1_BUF_B_REG</b> | 0X21C | CSI Channel_2 FIFO 1 output buffer-B address register |
| <b>CSI0_C2_F2_BUF_A_REG</b> | 0X220 | CSI Channel_2 FIFO 2 output buffer-A address register |
| <b>CSI0_C2_F2_BUF_B_REG</b> | 0X224 | CSI Channel_2 FIFO 2 output buffer-B address register |
| <b>CSI0_C2_BUF_CTL_REG</b>  | 0X228 | CSI Channel_2 output buffer control register          |
| <b>CSI0_C2_BUF_STA_REG</b>  | 0X22C | CSI Channel_2 status register                         |
| <b>CSI0_C2_INT_EN_REG</b>   | 0X230 | CSI Channel_2 interrupt enable register               |
| <b>CSI0_C2_INT_STA_REG</b>  | 0X234 | CSI Channel_2 interrupt status register               |
| <b>CSI0_C2_HSIZE_REG</b>    | 0X240 | CSI Channel_2 horizontal size register                |
| <b>CSI0_C2_VSIZE_REG</b>    | 0X244 | CSI Channel_2 vertical size register                  |
| <b>CSI0_C2_BUF_LEN_REG</b>  | 0X248 | CSI Channel_2 line buffer length register             |
| <b>CSI0_C3_F0_BUF_A_REG</b> | 0X310 | CSI Channel_3 FIFO 0 output buffer-A address register |
| <b>CSI0_C3_F0_BUF_B_REG</b> | 0X314 | CSI Channel_3 FIFO 0 output buffer-B address register |
| <b>CSI0_C3_F1_BUF_A_REG</b> | 0X318 | CSI Channel_3 FIFO 1 output buffer-A address register |
| <b>CSI0_C3_F1_BUF_B_REG</b> | 0X31C | CSI Channel_3 FIFO 1 output buffer-B address register |
| <b>CSI0_C3_F2_BUF_A_REG</b> | 0X320 | CSI Channel_3 FIFO 2 output buffer-A address register |
| <b>CSI0_C3_F2_BUF_B_REG</b> | 0X324 | CSI Channel_3 FIFO 2 output buffer-B address register |
| <b>CSI0_C3_BUF_CTL_REG</b>  | 0X328 | CSI Channel_3 output buffer control register          |
| <b>CSI0_C3_BUF_STA_REG</b>  | 0X32C | CSI Channel_3 status register                         |
| <b>CSI0_C3_INT_EN_REG</b>   | 0X330 | CSI Channel_3 interrupt enable register               |
| <b>CSI0_C3_INT_STA_REG</b>  | 0X334 | CSI Channel_3 interrupt status register               |
| <b>CSI0_C3_HSIZE_REG</b>    | 0X340 | CSI Channel_3 horizontal size register                |
| <b>CSI0_C3_VSIZE_REG</b>    | 0X344 | CSI Channel_3 vertical size register                  |
| <b>CSI0_C3_BUF_LEN_REG</b>  | 0X348 | CSI Channel_3 line buffer length register             |
| <b>ISP_FE_EN_REG</b>        | 0X400 | ISP Enable register                                   |



|                             |       |   |
|-----------------------------|-------|---|
| <b>ISP_FE_MODE_REG</b>      | 0X404 | ISP Mode register                             |
| /                           | 0X408 | /   |
| /                           | 0X40C | /   |
| <b>ISP_FE_OB_SIZE_REG</b>   | 0X410 | ISP OBC Image Black size register             |
| <b>ISP_FE_OB_VALID_REG</b>  | 0X414 | ISP OBC Image Valid size register             |
| <b>ISP_FE_OB_START_REG</b>  | 0X418 | ISP OBC Image Start register                  |
| <b>ISP_FE_OB_CFG_REG</b>    | 0X41C | ISP OBC configuration register                |
| <b>ISP_FE_HOB_POS_REG</b>   | 0X420 | ISP Horizontal OBC window start register      |
| <b>ISP_FE_VOB_POS_REG</b>   | 0X424 | ISP Vertical OBC window start register        |
| <b>ISP_FE_VOB_PARA_REG</b>  | 0X428 | ISP Vertical OBC parameter register           |
| <b>ISP_FE_OB_FIXED_REG</b>  | 0X42C | ISP OBC fixed value register                  |
| <b>ISP_FE_OB_OFFSET_REG</b> | 0X430 | ISP OBC offset register                       |
| <b>ISP_FE_OB_CLAMP_REG</b>  | 0X434 | ISP OBC clamp value register                  |
|                             | 0X438 |   |
| <b>ISP_FE_LSC_CFG_REG</b>   | 0X43C | ISP LSC configuration register                |
| <b>ISP_FE_LSC_ADDR_REG</b>  | 0X440 | ISP LSC gain factor address register          |
| <b>ISP_FE_LSC_LEN_REG</b>   | 0X444 | ISP LSC gain factor address length register   |
| /                           | 0X448 | /   |
| <b>ISP_FE_OFFSET_REG</b>    | 0X44C | ISP Offset register                           |
| <b>ISP_FE_GAIN_REG</b>      | 0X450 | ISP Gain Factor register                      |
| /                           | 0X454 | /   |
| /                           | 0X458 | /   |
| <b>ISP_FE_DF_EN_REG</b>     | 0X45C | ISP Dark Frame Enable register                |
| <b>ISP_FE_DF_ADDR_REG</b>   | 0X460 | ISP Dark Frame buffer address register        |
| <b>ISP_FE_DF_LEN_REG</b>    | 0X464 | ISP Dark Frame buffer address length register |
| /                           | 0X468 | Reserved                                      |
| <b>ISP_FE_DC_SUB_REG</b>    | 0X46C | ISP luma DC subtraction value register        |
| <b>ISP_FE_M_FIL_TH_REG</b>  | 0X470 | ISP H3A Median filter threshold register      |
| <b>ISP_FE_AF_NUM_REG</b>    | 0X474 | ISP AF window number register                 |
| <b>ISP_FE_AF_SIZE_REG</b>   | 0X478 | ISP AF window size register                   |
| <b>ISP_FE_AF_POS_REG</b>    | 0X47C | ISP AF window start register                  |
| <b>ISP_FE_AF_CFG_REG</b>    | 0X480 | ISP AF configuration register                 |
| <b>ISP_FE_AF_PARA0_REG</b>  | 0X484 | ISP AF filter parameter 0 register            |
| <b>ISP_FE_AF_PARA1_REG</b>  | 0X488 | ISP AF filter parameter 1 register            |
| <b>ISP_FE_AF_PARA2_REG</b>  | 0X48C | ISP AF filter parameter 2 register            |



|                               |       |  |
|-------------------------------|-------|--|
| /                             | 0X490 | /  |
| /                             | 0X494 | /  |
| /                             | 0X498 | /  |
| <b>ISP_FE_AWBE_NUM_REG</b>    | 0X49C | ISP AWBE window number register                  |
| <b>ISP_FE_AWBE_SIZE_REG</b>   | 0X4A0 | ISP AWBE window size register                    |
| <b>ISP_FE_AWBE_POS_REG</b>    | 0X4A4 | ISP AWBE window start register                   |
| <b>ISP_FE_AWBE_CFG_REG</b>    | 0X4A8 | ISP AWBE configuration register                  |
| /                             | 0X4AC | /  |
| /                             | 0X4B0 | /  |
| /                             | 0X4B4 | /  |
| <b>ISP_FE_HIST0_SIZE_REG</b>  | 0X4B8 | ISP Histogram region 0 window size register      |
| <b>ISP_FE_HIST0_POS_REG</b>   | 0X4BC | ISP Histogram region 0 window start register     |
| <b>ISP_FE_HIST1_SIZE_REG</b>  | 0X4C0 | ISP Histogram region 1 window size register      |
| <b>ISP_FE_HIST1_POS_REG</b>   | 0X4C4 | ISP Histogram region 1 window start register     |
| <b>ISP_FE_HIST2_SIZE_REG</b>  | 0X4C8 | ISP Histogram region 2 window size register      |
| <b>ISP_FE_HIST2_POS_REG</b>   | 0X4CC | ISP Histogram region 2 window start register     |
| <b>ISP_FE_HIST3_SIZE_REG</b>  | 0X4D0 | ISP Histogram region 3 window size register      |
| <b>ISP_FE_HIST3_POS_REG</b>   | 0X4D4 | ISP Histogram region 3 window start register     |
| <b>ISP_FE_3A_ADDR_REG</b>     | 0X4D8 | ISP 3A Statistics output address register        |
| /                             | 0X4DC | /  |
| /                             | 0X4E0 | /  |
| <b>ISP_FE_LUT_DC_CFG_REG</b>  | 0X4E4 | ISP LUT Defect Correction configuration register |
| <b>ISP_FE_LUT_DC_ADDR_REG</b> | 0X4E8 | ISP LUT Defect Correction address register       |
| <b>ISP_FE_Y_LEN_REG</b>       | 0X4EC | ISP FE Y/Raw output Address length register      |
| <b>ISP_FE_Y_ADDR_REG</b>      | 0X4F0 | ISP FE Y/Raw output Address register             |
| <b>ISP_FE_INT_EN_REG</b>      | 0X4F4 | ISP interrupt enable register                    |
| <b>ISP_FE_INT_STA_REG</b>     | 0X4F8 | ISP interrupt status register                    |
| /                             | 0X4FC | /  |
| <b>ISP_FE_C_LEN_REG</b>       | 0X500 | ISP FE CbCr output Address length register       |



|                   |       |                                     |
|-------------------|-------|-------------------------------------|
| ISP_FE_C_ADDR_REG | 0X504 | ISP FE CbCr output Address register |
|-------------------|-------|-------------------------------------|

## 31.6. CSI0 Register Description

### 31.6.1. CSI Enable Register

| Offset: 0x0000 |            |             | Register Name: CSI0_EN_REG  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:10          | /          | /           | /   |
| 9              | R/W        | 0           | PCLK_CNT<br>Pclk count per frame  |
| 8              | R/W        | 0           | LUMA_EN<br>Luma enable  |
| 7:5            | /          | /           | /   |
| 4              | R/W        | 0           | NON16_ADD<br>Non-16 add 0x00  |
| 3              | R/W        | 0           | RD_FIFO_EN<br>Read fifo [3]fifo enable, fifo address[01c09800~01c09ffc]             |
| 2              | R/W        | 0           | FIELD_REV<br>Ccir656 field_reverse  |
| 1              | /          | /           | /   |
| 0              | R/W        | 0           | CSI_EN<br>Enable<br>0: Reset and disable the CSI module<br>1: Enable the CSI module |

### 31.6.2. CSI configuration register

| Offset Address: 0X0004 |            |             | Register Name: CSI0_CFG_REG  |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:23                  | /          | /           | /  |
| 22:20                  | R/W        | 3           | INPUT_FMT<br>Input data format<br>000: RAW stream<br>001: reserved<br>010: CCIR656(one channel)<br>011: YUV422<br>100: YUV422 16bit data bus |





|       |     |   |   |
|-------|-----|---|---|
|       |     |   | <p>101: two channel CCIR656</p> <p>110: reserved</p> <p>111: four channel CCIR656</p>   |
| 19:16 | R/W | 0 | <p>OUTPUT_FMT</p> <p>Output data format</p> <p>When the input format is set RAW stream</p> <p>0000: pass-through</p><br><p>When the input format is set CCIR656 interface</p> <p>0000: field planar YCbCr 422</p> <p>0001: field planar YCbCr 420</p> <p>0010: frame planar YCbCr 420</p> <p>0011: frame planar YCbCr 422</p> <p>0100: field planar YCbCr 422 UV combined</p> <p>0101: field planar YCbCr 420 UV combined</p> <p>0110: frame planar YCbCr 420 UV combined</p> <p>0111: frame planar YCbCr 422 UV combined</p> <p>1111: interlaced interleaved YCbCr422. In this mode, capturing interlaced input and output the interlaced fields from individual ports. Field 1 data will be wrote to FIFO0 output buffer and field 2 data will be wrote to FIFO1 output buffer.</p> <p>1000: field tiled based YCbCr 422</p> <p>1001: field tiled based YCbCr 420</p> <p>1010: frame tiled based YCbCr 420</p> <p>1011: frame tiled based YCbCr 422</p><br><p>When the input format is set YUV422</p> <p>0000: planar YUV 422</p> <p>0001: planar YUV 420</p> <p>0100: planar YUV 422 UV combined</p> <p>0101: planar YUV 420 UV combined</p> <p>1000: tiled based YUV 422</p> <p>1001: tiled based YUV 420</p> |
| 15:12 | /   | / | /   |
| 11:10 | R/W | 0 | <p>FIELD_SEL</p> <p>Field selection. Applies to CCIR656 interface only.</p> <p>00: start capturing with field 1.</p> <p>01: start capturing with field 2.</p> <p>10: start capturing with either field.</p> <p>11: reserved</p>   |
| 09:08 | R/W | 2 | <p>INPUT_SEQ</p> <p>Input data sequence, only valid for YUV422 mode.</p>  |



|       |     |   |   |
|-------|-----|---|---|
|       |     |   | 00:YUYV<br>01:YVYU<br>10:UYVY<br>11:VYUY  |
| 07:03 | /   | / | /   |
| 02    | R/W | 1 | VREF_POL<br>Vref polarity<br>0: negative<br>1: positive<br>This register is not apply to CCIR656 interface. |
| 01    | R/W | 0 | HERF_POL<br>Href polarity<br>0: negative<br>1: positive<br>This register is not apply to CCIR656 interface. |
| 00    | R/W | 1 | CLK_POL<br>Data clock type<br>0: active in falling edge<br>1: active in rising edge                         |

### 31.6.3.CSI capture control register

| Offset Address: 0X0008 |                |                 | Register Name: CSI0_CAP_REG   |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:02                  | /              | /               | /   |
| 01                     | R/W            | 0               | VCAP_ON<br>Video capture control: Capture the video image data stream.<br>0: Disable video capture<br>If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is wrote to output FIFO.<br>1: Enable video capture<br>The CSI starts capturing image data at the start of the next frame. |
| 00                     | W              | 0               | SCAP_ON<br>Still capture control: Capture a single still image frame.<br>0: Disable still capture.<br>1: Enable still capture<br>The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data.<br>This bit is self clearing and always reads as a 0.   |

**31.6.4.CSI horizontal scale register**

| Offset Address: 0X000C |                |                 | Register Name: CSI0_SCALE_REG   |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:28                  | /              | /               | /   |
| 27:24                  | R/W            | F               | VER_MASK<br>Vertical (line) mask. Every 4-line is a mask group. Bit 24 mask the first line, bit 25 mask the second line, and so on. Mask bit = 0 means discarding this line data.                       |
| 23:16                  | /              | /               | /   |
| 15:00                  | R/W            | FFFF            | HOR_MASK<br>Horizontal (datastream) mask. Every 16-byte is a mask group. Bit 0 mask the first byte, bit 1 mask the second byte, and so on. Mask bit = 0 means discarding this byte from the datastream. |

**31.6.5.CSI Channel\_0 FIFO 0 output buffer-A address register**

| Offset Address: 0X0010 |                |                 | Register Name: CSI0_C0_F0_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C0F0_BUFA<br>FIFO 0 output buffer-A address |

**31.6.6.CSI Channel\_0 FIFO 0 output buffer-B address register**

| Offset Address: 0X0014 |                |                 | Register Name: CSI0_C0_F0_BUFB_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C0F0_BUFB<br>FIFO 0 output buffer-B address |

**31.6.7.CSI Channel\_0 FIFO 1 output buffer-A address register**

| Offset Address: 0X0018 |                |                 | Register Name: CSI0_C0_F1_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C0F1_BUFA<br>FIFO 1 output buffer-A address |



|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|--|--|--|--|

### 31.6.8. CSI Channel\_0 FIFO 1 output buffer-B address register

| Offset Address: 0X001C |                |                 | Register Name: CSI0_C0_F1_BUFB_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C0F1_BUFB<br>FIFO 1 output buffer-B address |

### 31.6.9. CSI Channel\_0 FIFO 2 output buffer-A address register

| Offset Address: 0X0020 |                |                 | Register Name: CSI0_C0_F2_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C0F2_BUFA<br>FIFO 2 output buffer-A address |

### 31.6.10. CSI Channel\_0 FIFO 2 output buffer-B address register

| Offset Address: 0X0024 |                |                 | Register Name: CSI0_C0_F2_BUFB_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C0F2_BUFB<br>FIFO 2 output buffer-B address |

### 31.6.11. CSI Channel\_0 output buffer control register

| Offset Address: 0X0028 |                |                 | Register Name: CSI0_C0_BUF_CTL_REG   |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:03                  | /              | /               | /  |
| 02                     | R/W            | 0               | DBN<br>Buffer selected at next storing for CSI<br>0: Next buffer selection is buffer-A<br>1: Next buffer selection is buffer-B |
| 01                     | R              | 0               | DBS<br>output buffer selected status<br>0: Selected output buffer-A<br>1: Selected output buffer-B                             |



|    |     |   |  |
|----|-----|---|--|
| 00 | R/W | 0 | <p>DBE</p> <p>Double buffer mode enable</p> <p>0: disable</p> <p>1: enable</p> <p>If the double buffer mode is disabled, the buffer-A will be always selected by CSI module.</p> |
|----|-----|---|--|

### 31.6.12. CSI Channel\_0 status register

| Offset Address: 0X002C |            |             | Register Name: CSI0_C0_BUF_STA_REG   |
|------------------------|------------|-------------|--|
| Bit                    | Read/Write | Default/Hex | Description  |
| 31:08                  | R          | 0           | <p>LUM_STATIS</p> <p>luminance statistical value</p> <p>When frame done interrupt flag come, value is ready and will last until next frame done.</p> <p>For raw data, value = <math>(G \gg 1 + R + G) \gg 8</math></p> <p>For yuv422, value = <math>Y \gg 8</math></p>   |
| 07:02                  | /          | /           | /  |
| 01                     | R          | 0           | <p>VCAP_STA</p> <p>Video capture in progress</p> <p>Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.</p>  |
| 00                     | R          | 0           | <p>SCAP_STA</p> <p>Still capture in progress</p> <p>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.</p> <p>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end.</p> |

### 31.6.13. CSI Channel\_0 interrupt enable register

| Offset Address: 0X0030 |            |             | Register Name: CSI0_C0_INT_EN_REG |
|------------------------|------------|-------------|-----------------------------------|
| Bit                    | Read/Write | Default/Hex | Description                       |
| 31:08                  | /          | /           | /                                 |



|    |     |   |  |
|----|-----|---|--|
| 07 | R/W | 0 | VS_INT_EN<br>vsync flag<br>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame   |
| 06 | R/W | 0 | HB_OF_INT_EN<br>Hblank FIFO overflow<br>The bit is set when 3 FIFOs still overflow after the hblank.   |
| 05 | /   | / | /  |
| 04 | R/W | 0 | FIFO2_OF_INT_EN<br>FIFO 2 overflow<br>The bit is set when the FIFO 2 become overflow.  |
| 03 | R/W | 0 | FIFO1_OF_INT_EN<br>FIFO 1 overflow<br>The bit is set when the FIFO 1 become overflow.  |
| 02 | R/W | 0 | FIFO0_OF_INT_EN<br>FIFO 0 overflow<br>The bit is set when the FIFO 0 become overflow.  |
| 01 | R/W | 0 | FD_INT_EN<br>Frame done<br>Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is wrote to buffer as long as video capture remains enabled.   |
| 00 | R/W | 0 | CD_INT_EN<br>Capture done<br>Indicates the CSI has completed capturing the image data.<br>For still capture, the bit is set when one frame data has been wrote to buffer.<br>For video capture, the bit is set when the last frame has been wrote to buffer after video capture has been disabled.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end. |

### 31.6.14. CSI Channel\_0 interrupt status register

| Offset Address: 0X0034 |                |                 | Register Name: CSI0_C0_INT_STA_REG |
|------------------------|----------------|-----------------|------------------------------------|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:08                  | /              | /               | /                                  |
| 07                     | R/W            | 0               | VS_PD                              |



|    |     |   |                                  |
|----|-----|---|----------------------------------|
|    |     |   | vsync flag                       |
| 06 | R/W | 0 | HB_OF_PD<br>Hblank FIFO overflow |
|    |     |   | PRTC_ERR_PD                      |
| 04 | R/W | 0 | FIFO2_OF_PD<br>FIFO 2 overflow   |
| 03 | R/W | 0 | FIFO1_OF_PD<br>FIFO 1 overflow   |
| 02 | R/W | 0 | FIFO0_OF_PD<br>FIFO 0 overflow   |
| 01 | R/W | 0 | FD_PD<br>Frame done              |
| 00 | R/W | 0 | CD_PD<br>Capture done            |

### 31.6.15. CSI Channel\_0 horizontal size register

| Offset Address: 0X0040 |                |                 | Register Name: CSI0_C0_HSIZE_REG  |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                  | /              | /               | /   |
| 28:16                  | R/W            | 500             | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.         |
| 15:13                  | /              | /               | /   |
| 12:00                  | R/W            | 0               | HOR_START<br>Horizontal pixel clock start. Pixel data is valid from this clock. |

### 31.6.16. CSI Channel\_0 vertical size register

| Offset Address: 0X0044 |                |                 | Register Name: CSI0_C0_VSIZE_REG                                |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                  | /              | /               | /   |
| 28:16                  | R/W            | 1E0             | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /              | /               | /   |
| 12:00                  | R/W            | 0               | VER_START<br>Vertical line start. data is valid from this line. |

**31.6.17. CSI Channel\_0 buffer length register**

| Offset Address: 0X0048 |                |                 | Register Name: CSI0_C0_BUF_LEN_REG   |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13                  | /              | /               | /  |
| 12:00                  | R/W            | 280             | BUF_LEN<br>Buffer length of a line. Unit is byte. It is the max of the 3 FIFOs |

**31.6.18. CSI Channel\_1 FIFO 0 output buffer-A address register**

| Offset Address: 0X0110 |                |                 | Register Name: CSI0_C1_F0_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C1F0_BUFA<br>FIFO 0 output buffer-A address |

**31.6.19. CSI Channel\_1 FIFO 0 output buffer-B address register**

| Offset Address: 0X0114 |                |                 | Register Name: CSI0_C1_F0_BUF_B_REG          |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                  |
| 31:00                  | R/W            | 0               | C1F0_BUF_B<br>FIFO 0 output buffer-B address |

**31.6.20. CSI Channel\_1 FIFO 1 output buffer-A address register**

| Offset Address: 0X0118 |                |                 | Register Name: CSI0_C1_F1_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C1F1_BUFA<br>FIFO 1 output buffer-A address |

**31.6.21. CSI Channel\_1 FIFO 1 output buffer-B address register**

| Offset Address: 0X011C |                |                 | Register Name: CSI0_C1_F1_BUF_B_REG |
|------------------------|----------------|-----------------|-------------------------------------|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                         |
| 31:00                  | R/W            | 0               | C1F1_BUF_B                          |





|  |  |  |                                |
|--|--|--|--------------------------------|
|  |  |  | FIFO 1 output buffer-B address |
|--|--|--|--------------------------------|

### 31.6.22. CSI Channel\_1 FIFO 2 output buffer-A address register

| Offset Address: 0X0120 |                |                 | Register Name: CSI0_C1_F2_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C1F2_BUFA<br>FIFO 2 output buffer-A address |

### 31.6.23. CSI Channel\_1 FIFO 2 output buffer-B address register

| Offset Address: 0X0124 |                |                 | Register Name: CSI0_C1_F2_BUFB_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C1F2_BUFB<br>FIFO 2 output buffer-B address |

### 31.6.24. CSI Channel\_1 output buffer control register

| Offset Address: 0X0128 |                |                 | Register Name: CSI0_C1_BUF_CTL_REG  |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:03                  | /              | /               | /   |
| 02                     | R/W            | 0               | DBN<br>Buffer selected at next storing for CSI<br>0: Next buffer selection is buffer-A<br>1: Next buffer selection is buffer-B                            |
| 01                     | R              | 0               | DBS<br>output buffer selected status<br>0: Selected output buffer-A<br>1: Selected output buffer-B  |
| 00                     | R/W            | 0               | DBE<br>Double buffer mode enable<br>0: disable<br>1: enable<br>If the double buffer mode is disabled, the buffer-A will be always selected by CSI module. |

**31.6.25. CSI Channel\_1 status register**

| Offset Address: 0X012C |                |                 | Register Name: CSI0_C1_BUF_STA_REG  |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:08                  | R              | 0               | LUM_STATIS<br>luminance statistical value<br>When frame done interrupt flag come, value is ready and will last until next frame done.<br>For raw data, value = $(G \gg 1 + R + G) \gg 8$<br>For yuv422, value = $Y \gg 8$   |
| 07:02                  | /              | /               | /   |
| 01                     | R              | 0               | VCAP_STA<br>Video capture in progress<br>Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.  |
| 00                     | R              | 0               | SCAP_STA<br>Still capture in progress<br>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end. |

**31.6.26. CSI Channel\_1 interrupt enable register**

| Offset Address: 0X0130 |                |                 | Register Name: CSI0_C1_INT_EN_REG  |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:08                  | /              | /               | /  |
| 07                     | R/W            | 0               | VS_INT_EN<br>vsync flag<br>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame |
| 06                     | R/W            | 0               | HB_OF_INT_EN<br>Hblank FIFO overflow   |



|    |     |   |  |
|----|-----|---|--|
|    |     |   | The bit is set when 3 FIFOs still overflow after the hblank.   |
| 05 | /   | / | /  |
| 04 | R/W | 0 | FIFO2_OF_INT_EN<br>FIFO 2 overflow<br>The bit is set when the FIFO 2 become overflow.  |
| 03 | R/W | 0 | FIFO1_OF_INT_EN<br>FIFO 1 overflow<br>The bit is set when the FIFO 1 become overflow.  |
| 02 | R/W | 0 | FIFO0_OF_INT_EN<br>FIFO 0 overflow<br>The bit is set when the FIFO 0 become overflow.  |
| 01 | R/W | 0 | FD_INT_EN<br>Frame done<br>Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is wrote to buffer as long as video capture remains enabled.   |
| 00 | R/W | 0 | CD_INT_EN<br>Capture done<br>Indicates the CSI has completed capturing the image data.<br>For still capture, the bit is set when one frame data has been wrote to buffer.<br>For video capture, the bit is set when the last frame has been wrote to buffer after video capture has been disabled.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end. |

### 31.6.27. CSI Channel\_1 interrupt status register

| Offset Address: 0X0134 |                |                 | Register Name: CSI0_C1_INT_STA_REG |
|------------------------|----------------|-----------------|------------------------------------|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:08                  | /              | /               | /                                  |
| 07                     | R/W            | 0               | VS_PD<br>vsync flag                |
| 06                     | R/W            | 0               | HB_OF_PD<br>Hblank FIFO overflow   |
| 05                     | /              | /               | /                                  |
| 04                     | R/W            | 0               | FIFO2_OF_PD<br>FIFO 2 overflow     |
| 03                     | R/W            | 0               | FIFO1_OF_PD                        |



|    |     |   |                                |
|----|-----|---|--------------------------------|
|    |     |   | FIFO 1 overflow                |
| 02 | R/W | 0 | FIFO0_OF_PD<br>FIFO 0 overflow |
| 01 | R/W | 0 | FD_PD<br>Frame done            |
| 00 | R/W | 0 | CD_PD<br>Capture done          |

### 31.6.28. CSI Channel\_1 horizontal size register

| Offset Address: 0X0140 |                |                 | Register Name: CSI0_C1_HSIZE_REG  |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                  | /              | /               | /   |
| 28:16                  | R/W            | 500             | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.         |
| 15:13                  | /              | /               | /   |
| 12:00                  | R/W            | 0               | HOR_START<br>Horizontal pixel clock start. Pixel data is valid from this clock. |

### 31.6.29. CSI Channel\_1 vertical size register

| Offset Address: 0X0144 |                |                 | Register Name: CSI0_C1_VSIZE_REG                                |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                  | /              | /               | /   |
| 28:16                  | R/W            | 1E0             | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /              | /               | /   |
| 12:00                  | R/W            | 0               | VER_START<br>Vertical line start. data is valid from this line. |

### 31.6.30. CSI Channel\_1 buffer length register

| Offset Address: 0X0148 |                |                 | Register Name: CSI0_C1_BUF_LEN_REG   |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13                  | /              | /               | /  |
| 12:00                  | R/W            | 280             | BUF_LEN<br>Buffer length of a line. Unit is byte. It is the max of the 3 FIFOs |

**31.6.31. CSI Channel\_2 FIFO 0 output buffer-A address register**

| <b>Offset Address: 0X0210</b> |                |                 | <b>Register Name: CSI0_C2_F0_BUFA_REG</b>   |
|-------------------------------|----------------|-----------------|---|
| Bit                           | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                         | R/W            | 0               | C2F0_BUFA<br>FIFO 0 output buffer-A address |

**31.6.32. CSI Channel\_2 FIFO 0 output buffer-B address register**

| <b>Offset Address: 0X0214</b> |                |                 | <b>Register Name: CSI0_C2_F0_BUFB_REG</b>   |
|-------------------------------|----------------|-----------------|---|
| Bit                           | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                         | R/W            | 0               | C2F0_BUFB<br>FIFO 0 output buffer-B address |

**31.6.33. CSI Channel\_2 FIFO 1 output buffer-A address register**

| <b>Offset Address: 0X0218</b> |                |                 | <b>Register Name: CSI0_C2_F1_BUFA_REG</b>   |
|-------------------------------|----------------|-----------------|---|
| Bit                           | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                         | R/W            | 0               | C2F1_BUFA<br>FIFO 1 output buffer-A address |

**31.6.34. CSI Channel\_2 FIFO 1 output buffer-B address register**

| <b>Offset Address: 0X021C</b> |                |                 | <b>Register Name: CSI0_C2_F1_BUFB_REG</b>   |
|-------------------------------|----------------|-----------------|---|
| Bit                           | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                         | R/W            | 0               | C2F1_BUFB<br>FIFO 1 output buffer-B address |

**31.6.35. CSI Channel\_2 FIFO 2 output buffer-A address register**

| <b>Offset Address: 0X0220</b> |                |                 | <b>Register Name: CSI0_C2_F2_BUFA_REG</b> |
|-------------------------------|----------------|-----------------|---|
| Bit                           | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:00                         | R/W            | 0               | C2F2_BUFA                                 |



|  |  |  |                                |
|--|--|--|--------------------------------|
|  |  |  | FIFO 2 output buffer-A address |
|--|--|--|--------------------------------|

### 31.6.36. CSI Channel\_2 FIFO 2 output buffer-B address register

| Offset Address: 0X0224 |                |                 | Register Name: CSI0_C2_F2_BUFB_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C2F2_BUFB<br>FIFO 2 output buffer-B address |

### 31.6.37. CSI Channel\_2 output buffer control register

| Offset Address: 0X0228 |                |                 | Register Name: CSI0_C2_BUF_CTL_REG  |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:03                  | /              | /               | /   |
| 02                     | R/W            | 0               | DBN<br>Buffer selected at next storing for CSI<br>0: Next buffer selection is buffer-A<br>1: Next buffer selection is buffer-B                            |
| 01                     | R              | 0               | DBS<br>output buffer selected status<br>0: Selected output buffer-A<br>1: Selected output buffer-B  |
| 00                     | R/W            | 0               | DBE<br>Double buffer mode enable<br>0: disable<br>1: enable<br>If the double buffer mode is disabled, the buffer-A will be always selected by CSI module. |

### 31.6.38. CSI Channel\_2 status register

| Offset Address: 0X022C |                |                 | Register Name: CSI0_C2_BUF_STA_REG  |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:08                  | R              | 0               | LUM_STATIS<br>luminance statistical value<br>When frame done interrupt flag come, value is ready and will last until next frame done. |



|       |   |   |   |
|-------|---|---|---|
|       |   |   | For raw data, value = (G>>1+R+G)>>8<br>For yuv422, value = Y>>8   |
| 07:02 | / | / | /   |
| 01    | R | 0 | VCAP_STA<br>Video capture in progress<br>Indicates the CSI is capturing video image data (multiple frames).<br>The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.   |
| 00    | R | 0 | SCAP_STA<br>Still capture in progress<br>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end. |

### 31.6.39. CSI Channel\_2 interrupt enable register

| Offset Address: 0X0230 |                |                 | Register Name: CSI0_C2_INT_EN_REG  |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:08                  | /              | /               | /  |
| 07                     | R/W            | 0               | VS_INT_EN<br>vsync flag<br>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame |
| 06                     | R/W            | 0               | HB_OF_INT_EN<br>Hblank FIFO overflow<br>The bit is set when 3 FIFOs still overflow after the hblank.   |
| ≠                      | ≠              | ≠               | /  |
| 04                     | R/W            | 0               | FIFO2_OF_INT_EN<br>FIFO 2 overflow<br>The bit is set when the FIFO 2 become overflow.  |
| 03                     | R/W            | 0               | FIFO1_OF_INT_EN<br>FIFO 1 overflow<br>The bit is set when the FIFO 1 become overflow.  |
| 02                     | R/W            | 0               | FIFO0_OF_INT_EN<br>FIFO 0 overflow   |



|    |     |   |  |
|----|-----|---|--|
|    |     |   | The bit is set when the FIFO 0 become overflow.  |
| 01 | R/W | 0 | FD_INT_EN<br>Frame done<br>Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is wrote to buffer as long as video capture remains enabled.   |
| 00 | R/W | 0 | CD_INT_EN<br>Capture done<br>Indicates the CSI has completed capturing the image data.<br>For still capture, the bit is set when one frame data has been wrote to buffer.<br>For video capture, the bit is set when the last frame has been wrote to buffer after video capture has been disabled.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end. |

### 31.6.40. CSI Channel\_2 interrupt status register

| Offset Address: 0X0234 |                |                 | Register Name: CSI0_C2_INT_STA_REG |
|------------------------|----------------|-----------------|------------------------------------|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:08                  | /              | /               | /                                  |
| 07                     | R/W            | 0               | VS_PD<br>vsync flag                |
| 06                     | R/W            | 0               | HB_OF_PD<br>Hblank FIFO overflow   |
| 05                     | /              | /               | /                                  |
| 04                     | R/W            | 0               | FIFO2_OF_PD<br>FIFO 2 overflow     |
| 03                     | R/W            | 0               | FIFO1_OF_PD<br>FIFO 1 overflo      |
| 02                     | R/W            | 0               | FIFO0_OF_PD<br>FIFO 0 overflow     |
| 01                     | R/W            | 0               | FD_PD<br>Frame done                |
| 00                     | R/W            | 0               | CD_PD<br>Capture done              |



**31.6.41. CSI Channel\_2 horizontal size register**

| Offset Address: 0X0240 |                |                 | Register Name: CSI0_C2_HSIZE_REG   |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:29                  | /              | /               | /  |
| 28:16                  | R/W            | 500             | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.        |
| 15:13                  | /              | /               | /  |
| 12:00                  | R/W            | 0               | HOR_START<br>Horizontal pixel clock start.Pixel data is valid from this clock. |

**31.6.42. CSI Channel\_2 vertical size register**

| Offset Address: 0X0244 |                |                 | Register Name: CSI0_C2_VSIZE_REG                                |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                  | /              | /               | /   |
| 28:16                  | R/W            | 1E0             | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /              | /               | /   |
| 12:00                  | R/W            | 0               | VER_START<br>Vertical line start. data is valid from this line. |

**31.6.43. CSI Channel\_2 buffer length register**

| Offset Address: 0X0248 |                |                 | Register Name: CSI0_C2_BUF_LEN_REG   |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13                  | /              | /               | /  |
| 12:00                  | R/W            | 280             | BUF_LEN<br>Buffer length of a line. Unit is byte. It is the max of the 3 FIFOs |

**31.6.44. CSI Channel\_3 FIFO 0 output buffer-A address register**

| Offset Address: 0X0310 |                |                 | Register Name: CSI0_C3_F0_BUFA_REG |
|------------------------|----------------|-----------------|------------------------------------|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:00                  | R/W            | 0               | C3F0_BUFA                          |



|  |  |  |                                |
|--|--|--|--------------------------------|
|  |  |  | FIFO 0 output buffer-A address |
|--|--|--|--------------------------------|

**31.6.45. CSI Channel\_3 FIFO 0 output buffer-B address register**

| Offset Address: 0X0314 |                |                 | Register Name: CSI0_C3_F0_BUFB_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C3F0_BUFB<br>FIFO 0 output buffer-B address |

**31.6.46. CSI Channel\_3 FIFO 1 output buffer-A address register**

| Offset Address: 0X0318 |                |                 | Register Name: CSI0_C3_F1_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C3F1_BUFA<br>FIFO 1 output buffer-A address |

**31.6.47. CSI Channel\_3 FIFO 1 output buffer-B address register**

| Offset Address: 0X031C |                |                 | Register Name: CSI0_C3_F1_BUFB_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C3F1_BUFB<br>FIFO 1 output buffer-B address |

**31.6.48. CSI Channel\_3 FIFO 2 output buffer-A address register**

| Offset Address: 0X0320 |                |                 | Register Name: CSI0_C3_F2_BUFA_REG          |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                                 |
| 31:00                  | R/W            | 0               | C3F2_BUFA<br>FIFO 2 output buffer-A address |

**31.6.49. CSI Channel\_3 FIFO 2 output buffer-B address register**

| Offset Address: 0X0324 |                |                 | Register Name: CSI0_C3_F2_BUFB_REG |
|------------------------|----------------|-----------------|------------------------------------|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                        |
|                        |                |                 |                                    |



|       |     |   |   |
|-------|-----|---|---|
| 31:00 | R/W | 0 | C3F2_BUFB<br>FIFO 2 output buffer-B address |
|-------|-----|---|---|

### 31.6.50. CSI Channel\_3 output buffer control register

| Offset Address: 0X0328 |                |                 | Register Name: CSI0_C3_BUF_CTL_REG  |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:03                  | /              | /               | /   |
| 02                     | R/W            | 0               | DBN<br>Buffer selected at next storing for CSI<br>0: Next buffer selection is buffer-A<br>1: Next buffer selection is buffer-B                            |
| 01                     | R              | 0               | DBS<br>output buffer selected status<br>0: Selected output buffer-A<br>1: Selected output buffer-B  |
| 00                     | R/W            | 0               | DBE<br>Double buffer mode enable<br>0: disable<br>1: enable<br>If the double buffer mode is disabled, the buffer-A will be always selected by CSI module. |

### 31.6.51. CSI Channel\_3 status register

| Offset Address: 0X032C |                |                 | Register Name: CSI0_C3_BUF_STA_REG   |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:08                  | R              | 0               | LUM_STATIS<br>luminance statistical value<br>When frame done interrupt flag come, value is ready and will last until next frame done.<br>For raw data, value = $(G \gg 1 + R + G) \gg 8$<br>For yuv422, value = $Y \gg 8$                                |
| 07:02                  | /              | /               | /  |
| 01                     | R              | 0               | VCAP_STA<br>Video capture in progress<br>Indicates the CSI is capturing video image data (multiple frames).<br>The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after |



|    |   |   |  |
|----|---|---|--|
|    |   |   | the last pixel of the current frame is captured.   |
| 00 | R | 0 | <p>SCAP_STA</p> <p>Still capture in progress</p> <p>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.</p> <p>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end.</p> |

### 31.6.52. CSI Channel\_3 interrupt enable register

| Offset Address: 0X0330 |            |             | Register Name: CSI0_C3_INT_EN_REG   |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:08                  | /          | /           | /   |
| 07                     | R/W        | 0           | <p>VS_INT_EN</p> <p>vsync flag</p> <p>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame</p>                                 |
| 06                     | R/W        | 0           | <p>HB_OF_INT_EN</p> <p>Hblank FIFO overflow</p> <p>The bit is set when 3 FIFOs still overflow after the hblank.</p>   |
| 05                     | /          | /           | /   |
| 04                     | R/W        | 0           | <p>FIFO2_OF_INT_EN</p> <p>FIFO 2 overflow</p> <p>The bit is set when the FIFO 2 become overflow.</p>  |
| 03                     | R/W        | 0           | <p>FIFO1_OF_INT_EN</p> <p>FIFO 1 overflow</p> <p>The bit is set when the FIFO 1 become overflow.</p>  |
| 02                     | R/W        | 0           | <p>FIFO0_OF_INT_EN</p> <p>FIFO 0 overflow</p> <p>The bit is set when the FIFO 0 become overflow.</p>  |
| 01                     | R/W        | 0           | <p>FD_INT_EN</p> <p>Frame done</p> <p>Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is wrote to buffer as long as video capture remains enabled.</p> |
| 00                     | R/W        | 0           | CD_INT_EN   |



|  |  |  |  |
|--|--|--|--|
|  |  |  | <p>Capture done</p> <p>Indicates the CSI has completed capturing the image data.</p> <p>For still capture, the bit is set when one frame data has been wrote to buffer.</p> <p>For video capture, the bit is set when the last frame has been wrote to buffer after video capture has been disabled.</p> <p>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end.</p> |
|--|--|--|--|

### 31.6.53. CSI Channel\_3 interrupt status register

| Offset Address: 0X0334 |            |             | Register Name: CSI0_C3_INT_STA_REG |
|------------------------|------------|-------------|------------------------------------|
| Bit                    | Read/Write | Default/Hex | Description                        |
| 31:08                  | /          | /           | /                                  |
| 07                     | R/W        | 0           | VS_PD<br>vsync flag                |
| 06                     | R/W        | 0           | HB_OF_PD<br>Hblank FIFO overflow   |
| 05                     | /          | /           | /                                  |
| 04                     | R/W        | 0           | FIFO2_OF_PD<br>FIFO 2 overflow     |
| 03                     | R/W        | 0           | FIFO1_OF_PD<br>FIFO 1 overflow     |
| 02                     | R/W        | 0           | FIFO0_OF_PD<br>FIFO 0 overflow     |
| 01                     | R/W        | 0           | FD_PD<br>Frame done                |
| 00                     | R/W        | 0           | CD_PD<br>Capture done              |

### 31.6.54. CSI Channel\_3 horizontal size register

| Offset Address: 0X0340 |            |             | Register Name: CSI0_C3_HSIZE_REG  |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:29                  | /          | /           | /   |
| 28:16                  | R/W        | 500         | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line. |
| 15:13                  | /          | /           | /   |



|       |     |   |  |
|-------|-----|---|--|
| 12:00 | R/W | 0 | HOR_START<br>Horizontal pixel clock start.Pixel data is valid from this clock. |
|-------|-----|---|--|

### 31.6.55. CSI Channel\_3 vertical size register

| Offset Address: 0X0344 |                |                 | Register Name: CSI0_C3_VSIZE_REG                                |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                  | /              | /               | /   |
| 28:16                  | R/W            | 1E0             | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /              | /               | /   |
| 12:00                  | R/W            | 0               | VER_START<br>Vertical line start. data is valid from this line. |

### 31.6.56. CSI Channel\_3 buffer length register

| Offset Address: 0X0348 |                |                 | Register Name: CSI0_C3_BUF_LEN_REG   |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13                  | /              | /               | /  |
| 12:00                  | R/W            | 280             | BUF_LEN<br>Buffer length of a line. Unit is byte. It is the max of the 3 FIFOs |

### 31.6.57. ISP Enable register

| Offset Address: 0X400 |                |                 | Register Name: ISP_FE_EN_REG  |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:15                 | /              | /               | /   |
| 14                    | R/W            | 0               | ISP_FE_INIT<br>ISP initial bit. Write 1 to this bit to start and will be cleared by hardware. |
| 13                    | R/W            | 0               | LUT_DEF_EN<br>LUT Defect correction Enable  |
| 12                    | R/W            | 0               | HIST3_EN<br>Histogram region 3 Enable   |
| 11                    | R/W            | 0               | HIST2_EN<br>Histogram region 2 Enable   |
| 10                    | R/W            | 0               | HIST1_EN  |



|    |     |   |   |
|----|-----|---|---|
|    |     |   | Histogram region 1 Enable   |
| 09 | R/W | 0 | HIST0_EN<br>Histogram region 0 Enable   |
| 08 | R/W | 0 | HIST_EN<br>Histogram Statistic Enable   |
| 07 | R/W | 0 | AWBE_EN<br>AE/AWB Statistic Enable  |
| 06 | R/W | 0 | AF_EN<br>AF Statistic Enable  |
| 05 | R/W | 0 | H3A_EN<br>H3A Median Filter Enable  |
| 04 | R/W | 0 | LUMA_DC_SUB_EN<br>Luma DC Subtraction Enable (can only enable in YUV mode)        |
| 03 | R/W | 0 | GAIN_OFFSET_EN<br>Gain and offset Enable  |
| 02 | R/W | 0 | LSC_EN<br>Lens Shading Correction Enable  |
| 01 | R/W | 0 | OBC_HOR_LMT_EN<br>OBC Horizontal limit Enable (if enabled, saturated value is 63) |
| 00 | R/W | 0 | OBC_EN<br>Optical Black Clamp Enable<br>0:Disable<br>1:Enable                     |

**P.S. This register has double buffer, it should be reloaded by hardware at every vsync.**

### 31.6.58. ISP Mode register

| Offset Address: 0X404 |                |                 | Register Name: ISP_FE_MODE_REG  |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:10                 | /              | /               | /   |
| 09:08                 | R/W            | 0               | BAYER_SEQ<br>Bayer Raw Pattern Sequence<br>00: RG/GB<br>01: GR/BG<br>10: BG/GR<br>11: GB/RG |
| 07:01                 | /              | /               | /   |
| 00                    | R/W            | 0               | INPUT_FMT<br>ISP FE input format:<br>0:Bayer Raw<br>1:YUV422                                |

**31.6.59. ISP OBC Image Black size register**

| Offset Address: 0X410 |            |             | Register Name: ISP_FE_OB_SIZE_REG  |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:29                 | /          | /           | /  |
| 28:16                 | R/W        | 1E0         | OB_HEIGHT<br>The height of sensor including optical black area (Ranges from 0 to 4096) |
| 15:13                 | /          | /           | /  |
| 12:00                 | R/W        | 500         | OB_WIDTH<br>The width of sensor including optical black area (Ranges from 0 to 4096)   |

**31.6.60. ISP OBC Image Valid size register**

| Offset Address: 0X414 |            |             | Register Name: ISP_FE_OB_VALID_REG   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:29                 | /          | /           | /  |
| 28:16                 | R/W        | 1E0         | OB_VALID_HEIGHT<br>The height of sensor excluding optical black area (Ranges from 0 to 4096) |
| 15:13                 | /          | /           | /  |
| 12:00                 | R/W        | 500         | OB_VALID_WIDTH<br>The width of sensor excluding optical black area (Ranges from 0 to 4096)   |

**31.6.61. ISP OBC Image Start register**

| Offset Address: 0X418 |            |             | Register Name: ISP_FE_OB_START_REG   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:28                 | /          | /           | /  |
| 27:16                 | R/W        | 0           | OB_VER_START<br>The start vertical position of valid image (Ranges from 0 to 4095)   |
| 15:12                 | /          | /           | /  |
| 11:00                 | R/W        | 0           | OB_HOR_START<br>The start horizontal position of valid image (Ranges from 0 to 4095) |



**31.6.62. ISP OBC configuration register**

| Offset Address: 0X41C |            |             | Register Name: ISP_FE_OB_CFG_REG  |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:14                 | /          | /           | /   |
| 13:12                 | R/W        | 0           | VER_OBC_LEN<br>Vertical OBC length L:<br>L=0~3 (The actual value is $2^L$ )   |
| 11:10                 | /          | /           | /   |
| 09:08                 | R/W        | 0           | HOR_OBC_HEIGHT<br>Horizontal OBC height N:<br>N=0~3 (The actual value is $2^N$ )<br>The height of window for horizontal OBC   |
| 07                    | /          | /           | /   |
| 06:04                 | R/W        | 0           | HOR_OBC_WIDTH<br>Horizontal OBC width M:<br>M=0~6 (The actual value is $2^M$ )<br>The width of window for horizontal OBC  |
| 03                    | /          | /           | /   |
| 02:00                 | R/W        | 0           | OBC_MODE<br>OBC Mode:<br>000: fixed value<br>001: only horizontal<br>010: only vertical<br>011: sum of horizontal and vertical<br>100: average of horizontal and vertical<br>Others: reserved |

**31.6.63. ISP Horizontal OBC window start register**

| Offset Address: 0X420 |            |             | Register Name: ISP_FE_HOB_POS_REG  |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:28                 | /          | /           | /  |
| 27:16                 | R/W        | 0           | HOR_OBC_VER_START<br>The start vertical position for Horizontal OBC window (Ranges from 0 to 4095) |
| 15:12                 | /          | /           | /  |
| 11:00                 | R/W        | 0           | HOR_OBC_HOR_START<br>The start horizontal position for Horizontal OBC window (Ranges               |



|  |  |  |                 |
|--|--|--|-----------------|
|  |  |  | from 0 to 4095) |
|--|--|--|-----------------|

### 31.6.64. ISP Vertical OBC window start register

| Offset Address: 0X424 |                |                 | Register Name: ISP_FE_VOB_POS_REG  |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:12                 | /              | /               | /  |
| 11:00                 | R/W            | 0               | VER_OBC_HOR_START<br>The start horizontal position for Vertical OBC window (Ranges from 0 to 4095) |

### 31.6.65. ISP Vertical OBC parameter register

| Offset Address: 0X428 |                |                 | Register Name: ISP_FE_VOB_PARA_REG   |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:24                 | /              | /               | /  |
| 23:16                 | R/W            | 0               | VER_OBC_K<br>Coefficient k for vertical OBC (Ranges from 0 to 255)   |
| 15:08                 | /              | /               | /  |
| 07:00                 | R/W            | 0               | VER_OBC_RESET_VAL<br>The reset value of previous line at the every beginning of OB Vertical valid (Ranges from 0 to 255) |

### 31.6.66. ISP OBC fixed value register

| Offset Address: 0X42C |                |                 | Register Name: ISP_FE_OB_FIXED_REG   |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:08                 | /              | /               | /  |
| 07:00                 | R/W            | 0               | OBC_FIXED_VAL<br>The OBC fixed value (Ranges from 0 to 255), used only in fixed value mode |

### 31.6.67. ISP OBC offset register

|                       |  |  |                                     |
|-----------------------|--|--|-------------------------------------|
| Offset Address: 0X430 |  |  | Register Name: ISP_FE_OB_OFFSET_REG |
|-----------------------|--|--|-------------------------------------|



| Bit   | Read/<br>Write | Default<br>/Hex | Description  |
|-------|----------------|-----------------|--|
| 31:09 | /              | /               | /  |
| 08:00 | R/W            | 0               | OBC_OFFSET<br>The OBC offset value<br>A signed number ranging from -256 to 255 |

### 31.6.68. ISP OBC clamp value register

| Offset Address: 0X434 |                |                 | Register Name: ISP_FE_OB_CLAMP_REG                                       |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:24                 | /              | /               | /  |
| 23:16                 | R              | 0               | OBC_VER_CLM_VAL<br>The OBC vertical clamp value (Ranges from 0 to 255)   |
| 15:08                 | /              | /               | /  |
| 07:00                 | R              | 0               | OBC_HOR_CLM_VAL<br>The OBC horizontal clamp value (Ranges from 0 to 255) |

### 31.6.69. ISP LSC configuration register

| Offset Address: 0X43C |                |                 | Register Name: ISP_FE_LSC_CFG_REG   |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:24                 | R/W            | 2               | VER_FACTOR<br>Gain map vertical down sampling factor N<br>N=2~6 (The actual vertical down sampling factor is $2^N$ )  |
| 23:16                 | R/W            | 2               | HOR_FACTOR<br>Gain map horizontal down sampling factor M<br>M=2~6 (The actual horizontal down sampling factor is $2^M$ )  |
| 15:02                 | /              | /               | /   |
| 01:00                 | R/W            | 0               | LSC_MODE<br>The LSC gain mode<br>00: The gain factor is in U8Q8 format (0~255/256)<br>01: The gain factor is in U8Q7 format (0~1+127/128)<br>10: The gain factor is in U8Q6 format (0~3+63/64)<br>11: The gain factor is in U8Q5 format (0~7+31/32) |

**31.6.70. ISP LSC gain factor address register**

| Offset Address: 0X440 |                |                 | Register Name: ISP_FE_LSC_ADDR_REG                                |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:00                 | R/W            | 0               | LSC_ADDR<br>The address for saving LSC gain factor (DRAM Address) |

**31.6.71. ISP LSC gain factor address length register**

| Offset Address: 0X444 |                |                 | Register Name: ISP_FE_LSC_LEN_REG   |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:13                 | /              | /               | /   |
| 12:00                 | R/W            | 280             | LSC_LEN<br>The length for LSC gain factor table (in byte) while accessing DRAM(ranges from 0 to 4096)<br>This should be integer multiplier of 0X20. |

**31.6.72. ISP Offset register**

| Offset Address: 0X44C |                |                 | Register Name: ISP_FE_OFFSET_REG  |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:09                 | /              | /               | /   |
| 08:00                 | R/W            | 0               | OFFSET_VAL<br>The offset value<br>A signed number ranges from -256 to 255 |

**31.6.73. ISP Gain Factor register**

| Offset Address: 0X450 |                |                 | Register Name: ISP_FE_GAIN_REG                                 |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:24                 | R/W            | 20              | GAIN3<br>Gain factor for even pixel even line (in U8Q5 format) |
| 23:16                 | R/W            | 20              | GAIN2<br>Gain factor for odd pixel even line (in U8Q5 format)  |
| 15:08                 | R/W            | 20              | GAIN1  |



|       |     |    |  |
|-------|-----|----|--|
|       |     |    | Gain factor for even pixel odd line (in U8Q5 format)         |
| 07:00 | R/W | 20 | GAIN0<br>Gain factor for odd pixel odd line (in U8Q5 format) |

### 31.6.74. ISP Dark Frame Enable register

| Offset Address: 0X45C |            |             | Register Name: ISP_FE_DF_EN_REG   |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:05                 | /          | /           | /   |
| 04                    | R/W        | 0           | DF_SUB_EN<br>Dark Frame Subtraction Enable<br>This bit has double buffer , it should be reloaded by hardware at every vsync |
| 03:01                 | /          | /           | /   |
| 00                    | R/W        | 0           | DF_WR_EN<br>Dark Frame Write Enable<br>This bit has double buffer , it should be reloaded by hardware at every vsync        |

P.S. The Dark Frame Write and Subtraction can not be enabled at the same time. When in application, the dark frame write should be started first. After the writing has been done, the subtraction should be enabled by the software

### 31.6.75. ISP Dark Frame buffer address register

| Offset Address: 0X460 |            |             | Register Name: ISP_FE_DF_ADDR_REG   |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:00                 | R/W        | 0           | DF_ADDR<br>Dark Frame Write and Subtraction Buffer Address (DRAM Address) |

P.S. This register has double buffer, it should be reloaded by hardware at every vsync.

### 31.6.76. ISP Dark Frame buffer address length register

| Offset Address: 0X464 |            |             | Register Name: ISP_FE_DF_LEN_REG |
|-----------------------|------------|-------------|----------------------------------|
| Bit                   | Read/Write | Default/Hex | Description                      |
| 31:13                 | /          | /           | /                                |
| 12:00                 | R/W        | 500         | DF_LEN                           |



|  |  |  |  |
|--|--|--|--|
|  |  |  | The length of dark frame data (in Byte) while accessing DRAM (ranges from 0 to 4096)<br>This should be integer multiplier of 0X20. |
|--|--|--|--|

P.S. This register has double buffer, it should be reloaded by hardware at every vsync.

### 31.6.77. ISP luma DC subtraction value register

| Offset Address: 0X46C |            |             | Register Name: ISP_FE_DC_SUB_REG   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:08                 | /          | /           | /  |
| 07:00                 | R/W        | 0           | LUMA_DC_SUB_VAL<br>Luma DC subtraction value<br>A signed number ranging from -128 to 127 |

### 31.6.78. ISP H3A Median filter threshold register

| Offset Address: 0X470 |            |             | Register Name: ISP_FE_M_FIL_TH_REG                        |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:08                 | /          | /           | /   |
| 07:00                 | R/W        | 0           | H3A_TH<br>H3A Median filter threshold (ranges from 0~255) |

### 31.6.79. ISP AF window number register

| Offset Address: 0X474 |            |             | Register Name: ISP_FE_AF_NUM_REG                               |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:12                 | /          | /           | /  |
| 11:08                 | R/W        | 1           | AF_VER_NUM<br>AF vertical window number VWN(ranges from 1~8)   |
| 07:04                 | /          | /           | /  |
| 03:00                 | R/W        | 1           | AF_HOR_NUM<br>AF horizontal window number HWN(ranges from 1~8) |

**31.6.80. ISP AF window size register**

| Offset Address: 0X478 |            |             | Register Name: ISP_FE_AF_SIZE_REG   |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:26                 | /          | /           | /   |
| 25:16                 | R/W        | 8           | AF_HEIGHT<br>AF window height H (H ranges from 0~512)                                 |
| 15:09                 | /          | /           | /   |
| 08:00                 | R/W        | 4           | AF_WIDTH<br>AF window width W (W ranges from 0~256)<br>The actual window width is 2*W |

**31.6.81. ISP AF window start register**

| Offset Address: 0X47C |            |             | Register Name: ISP_FE_AF_POS_REG  |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:28                 | /          | /           | /   |
| 27:16                 | R/W        | 0           | AF_VER_START<br>The start vertical position for AF window (Ranges from 0 to 4095)   |
| 15:12                 | /          | /           | /   |
| 11:00                 | R/W        | 0           | AF_HOR_START<br>The start horizontal position for AF window (Ranges from 0 to 4095) |

**31.6.82. ISP AF configuration register**

| Offset Address: 0X480 |            |             | Register Name: ISP_FE_AF_CFG_REG                             |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:13                 | /          | /           | /  |
| 12:08                 | R/W        | 1           | AF_INC<br>AF line increment number INC (Ranges from 0 to 16) |
| 07:05                 | /          | /           | /  |
| 04                    | R/W        | 0           | AF_SRC_MODE<br>AF source mode<br>0:FV<br>1:Pixel             |
| 03:01                 | /          | /           | /  |



|    |     |   |  |
|----|-----|---|--|
| 00 | R/W | 0 | AF_ACC_MODE<br>AF accumulating mode<br>0:sum mode (The accumulation is the sum of every FV or pixel)<br>1:peak mode (The accumulation is the sum of the maximum FV or pixel in every line) |
|----|-----|---|--|

### 31.6.83. ISP AF filter parameter 0 register

| Offset Address: 0X484 |            |             | Register Name: ISP_FE_AF_PARA0_REG                          |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:24                 | R/W        | 0           | C3<br>Filter coeff3 (A signed number ranging from -128~127) |
| 23:16                 | R/W        | 0           | C2<br>Filter coeff2 (A signed number ranging from -128~127) |
| 15:08                 | R/W        | 0           | C1<br>Filter coeff1 (A signed number ranging from -128~127) |
| 07:00                 | R/W        | 0           | C0<br>Filter coeff0 (A signed number ranging from -128~127) |

### 31.6.84. ISP AF filter parameter 1 register

| Offset Address: 0X488 |            |             | Register Name: ISP_FE_AF_PARA1_REG                          |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:24                 | R/W        | 0           | C7<br>Filter coeff7 (A signed number ranging from -128~127) |
| 23:16                 | R/W        | 0           | C6<br>Filter coeff6 (A signed number ranging from -128~127) |
| 15:08                 | R/W        | 0           | C5<br>Filter coeff5 (A signed number ranging from -128~127) |
| 07:00                 | R/W        | 0           | C4<br>Filter coeff4 (A signed number ranging from -128~127) |

### 31.6.85. ISP AF filter parameter 2 register

| Offset Address: 0X48C |            |             | Register Name: ISP_FE_AF_PARA2_REG |
|-----------------------|------------|-------------|------------------------------------|
| Bit                   | Read/Write | Default/Hex | Description                        |
| 31:28                 | /          | /           | /                                  |





|       |     |   |   |
|-------|-----|---|---|
| 27:24 | R/W | 0 | R1<br>Filter right shifter r1 (ranges from 0~15)            |
| 23:20 | /   | / | /   |
| 19:16 | R/W | 0 | R0<br>Filter right shifter r0 (ranges from 0~15)            |
| 15:08 | R/W | 0 | C9<br>Filter coeff9 (A signed number ranging from -128~127) |
| 07:00 | R/W | 0 | C8<br>Filter coeff8 (A signed number ranging from -128~127) |

### 31.6.86. ISP AWBE window number register

| Offset Address: 0X49C |                |                 | Register Name: ISP_FE_AWBE_NUM_REG                                   |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:12                 | /              | /               | /  |
| 11:08                 | R/W            | 1               | AWBE_VER_NUM<br>AE/AWB vertical window number VWN(ranges from 1~8)   |
| 07:04                 | /              | /               | /  |
| 03:00                 | R/W            | 1               | AWBE_HOR_NUM<br>AE/AWB horizontal window number HWN(ranges from 1~8) |

### 31.6.87. ISP AWBE window size register

| Offset Address: 0X4A0 |                |                 | Register Name: ISP_FE_AWBE_SIZE_REG  |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:25                 | /              | /               | /  |
| 24:16                 | R/W            | 4               | AWBE_HEIGHT<br>AE/AWB window height H (H ranges from 0~256)<br>The actual window height is 2*H |
| 15:09                 | /              | /               | /  |
| 08:00                 | R/W            | 4               | AWBE_WIDTH<br>AE/AWB window width W (W ranges from 0~256)<br>The actual window width is 2*W    |

### 31.6.88. ISP AWBE window start register

| Offset Address: 0X4A4 |                |         | Register Name: ISP_FE_AWBE_POS_REG |
|-----------------------|----------------|---------|------------------------------------|
| Bit                   | Read/<br>Write | Default | Description                        |



|       | Write | /Hex |   |
|-------|-------|------|---|
| 31:28 | /     | /    | /   |
| 27:16 | R/W   | 0    | AWBE_VER_START<br>The start vertical position for AE/AWB window (Ranges from 0 to 4095)   |
| 15:12 | /     | /    | /   |
| 11:00 | R/W   | 0    | AWBE_HOR_START<br>The start horizontal position for AE/AWB window (Ranges from 0 to 4095) |

### 31.6.89. ISP AWBE configuration register

| Offset Address: 0X4A8 |                |                 | Register Name: ISP_FE_AWBE_CFG_REG  |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                 | /              | /               | /   |
| 28:24                 | R/W            | 1               | AWBE_INC<br>AE/AWB line increment number INC (Ranges from 0 to 16)        |
| 23:20                 | /              | /               | /   |
| 19:16                 | R/W            | 0               | AWBE_RS<br>AE/AWB right shifter before accumulation (Ranges from 0 to 15) |
| 15:08                 | /              | /               | /   |
| 07:00                 | R/W            | 0               | AWBE_LMT<br>AE/AWB saturation limit (ranges from 0 to 255)                |

### 31.6.90. ISP Histogram region 0 window size register

| Offset Address: 0X4B8 |                |                 | Register Name: ISP_FE_HIST0_SIZE_REG                                     |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:29                 | /              | /               | /  |
| 28:16                 | R/W            | 0               | HIST0_HEIGHT<br>Histogram region 0 window height (Ranges from 0 to 4096) |
| 15:13                 | /              | /               | /  |
| 12:00                 | R/W            | 0               | HIST0_WIDTH<br>Histogram region 0 window width (Ranges from 0 to 4096)   |

### 31.6.91. ISP Histogram region 0 window start register

| Offset Address: 0X4BC |  |  | Register Name: ISP_FE_HIST0_POS_REG |
|-----------------------|--|--|-------------------------------------|
|-----------------------|--|--|-------------------------------------|



| Bit   | Read/<br>Write | Default<br>/Hex | Description  |
|-------|----------------|-----------------|--|
| 31:28 | /              | /               | /  |
| 27:16 | R/W            | 0               | HIST0_VER_START<br>Histogram region 0 window vertical start position (Ranges from 0 to 4095)   |
| 15:12 | /              | /               | /  |
| 11:00 | R/W            | 0               | HIST0_HOR_START<br>Histogram region 0 window horizontal start position (Ranges from 0 to 4095) |

### 31.6.92. ISP Histogram region 1 window size register

| Offset Address: 0X4C0 |                |                 | Register Name: ISP_FE_HIST1_SIZE_REG                                     |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:29                 | /              | /               | /  |
| 28:16                 | R/W            | 0               | HIST1_HEIGHT<br>Histogram region 1 window height (Ranges from 0 to 4096) |
| 15:13                 | /              | /               | /  |
| 12:00                 | R/W            | 0               | HIST1_WIDTH<br>Histogram region 1 window width (Ranges from 0 to 4096)   |

### 31.6.93. ISP Histogram region 1 window start register

| Offset Address: 0X4C4 |                |                 | Register Name: ISP_FE_HIST1_POS_REG  |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:28                 | /              | /               | /  |
| 27:16                 | R/W            | 0               | HIST1_VER_START<br>Histogram region 1 window vertical start position (Ranges from 0 to 4095)   |
| 15:12                 | /              | /               | /  |
| 11:00                 | R/W            | 0               | HIST1_HOR_START<br>Histogram region 1 window horizontal start position (Ranges from 0 to 4095) |

### 31.6.94. ISP Histogram region 2 window size register

| Offset Address: 0X4C8 |  |  | Register Name: ISP_FE_HIST2_SIZE_REG |
|-----------------------|--|--|--------------------------------------|
|-----------------------|--|--|--------------------------------------|



| Bit   | Read/<br>Write | Default<br>/Hex | Description  |
|-------|----------------|-----------------|--|
| 31:29 | /              | /               | /  |
| 28:16 | R/W            | 0               | HIST2_HEIGHT<br>Histogram region 2 window height (Ranges from 0 to 4096) |
| 15:13 | /              | /               | /  |
| 12:00 | R/W            | 0               | HIST2_WIDTH<br>Histogram region 2 window width (Ranges from 0 to 4096)   |

### 31.6.95. ISP Histogram region 2 window start register

| Offset Address: 0X4CC |                |                 | Register Name: ISP_FE_HIST2_POS_REG  |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:28                 | /              | /               | /  |
| 27:16                 | R/W            | 0               | HIST2_VER_START<br>Histogram region 2 window vertical start position (Ranges from 0 to 4095)   |
| 15:12                 | /              | /               | /  |
| 11:00                 | R/W            | 0               | HIST2_HOR_START<br>Histogram region 2 window horizontal start position (Ranges from 0 to 4095) |

### 31.6.96. ISP Histogram region 3 window size register

| Offset Address: 0X4D0 |                |                 | Register Name: ISP_FE_HIST3_SIZE_REG                                     |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:29                 | /              | /               | /  |
| 28:16                 | R/W            | 0               | HIST3_HEIGHT<br>Histogram region 3 window height (Ranges from 0 to 4096) |
| 15:13                 | /              | /               | /  |
| 12:00                 | R/W            | 0               | HIST3_WIDTH<br>Histogram region 3 window width (Ranges from 0 to 4096)   |

### 31.6.97. ISP Histogram region 3 window start register

| Offset Address: 0X4D4 |                |         | Register Name: ISP_FE_HIST3_POS_REG |
|-----------------------|----------------|---------|-------------------------------------|
| Bit                   | Read/<br>Write | Default | Description                         |



|       | Write | /Hex |  |
|-------|-------|------|--|
| 31:28 | /     | /    | /  |
| 27:16 | R/W   | 0    | HIST3_VER_START<br>Histogram region 3 window vertical start position (Ranges from 0 to 4095)   |
| 15:12 | /     | /    | /  |
| 11:00 | R/W   | 0    | HIST3_HOR_START<br>Histogram region 3 window horizontal start position (Ranges from 0 to 4095) |

P.S. When the regions are overlapped, only one region is operated on.

The priority is:

Region0>Region1>Region2>Region3

### 31.6.98. ISP 3A Statistics output address register

| Offset Address: 0X4D8 |                |                 | Register Name: ISP_FE_3A_ADDR_REG                                     |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:00                 | R/W            | 0               | STATISC_3A_ADDR<br>The output address for 3A statistic (DRAM Address) |

P.S. This register has double buffer, it should be reloaded by hardware at every vsync.

### 31.6.99. ISP LUT Defect Correction configuration register

| Offset Address: 0X4E4 |                |                 | Register Name: ISP_FE_LUT_DC_CFG_REG                               |
|-----------------------|----------------|-----------------|--|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description  |
| 31:18                 | /              | /               | /  |
| 17:16                 | /              | /               | /  |
| 15:09                 | /              | /               | /  |
| 08:00                 | R/W            | 0               | DEF_NUM<br>The number of defect pixel N in LUT (Ranges from 0~256) |

### 31.6.100. ISP LUT Defect Correction address register

| Offset Address: 0X4E8 |                |                 | Register Name: ISP_FE_LUT_DC_ADDR_REG |
|-----------------------|----------------|-----------------|---------------------------------------|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description                           |



|       |     |   |   |
|-------|-----|---|---|
| 31:00 | R/W | 0 | DEF_LUT_ADDR<br>The memory address for LUT (DRAM Address) |
|-------|-----|---|---|

### 31.6.101. ISP FE Y/Raw Output address length register

| Offset Address: 0X4EC |            |             | Register Name: ISP_FE_Y_LEN_REG   |
|-----------------------|------------|-------------|---|
| Bit                   | Read/Write | Default/Hex | Description   |
| 31:13                 | /          | /           | /   |
| 12:00                 | R/W        | 500         | ISP_FE_Y_LEN<br>The length of ISP FE Y/Raw Output data (in Byte) while accessing DRAM (ranges from 0 to 4096)<br>This should be integer multiplier of 0X20. |

**P.S.** This register has double buffer, it should be reloaded by hardware at every vsync.

### 31.6.102. SP FE Y/Raw Output address register

| Offset Address: 0X4F0 |            |             | Register Name: ISP_FE_Y_ADDR_REG   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:00                 | R/W        | 0           | ISP_FE_Y_ADDR<br>The memory address for ISP FE Y/Raw output (DRAM Address) |

**P.S.** This register has double buffer, it should be reloaded by hardware at every vsync.

### 31.6.103. ISP interrupt enable register

| Offset Address: 0X4F4 |            |             | Register Name: ISP_FE_INT_EN_REG                                   |
|-----------------------|------------|-------------|--|
| Bit                   | Read/Write | Default/Hex | Description  |
| 31:8                  | /          | /           | /  |
| 7                     | R/W        | 0           | HIST3_INT_EN<br>Histogram region 3 statistic done interrupt enable |
| 6                     | R/W        | 0           | HIST2_INT_EN<br>Histogram region 2 statistic done interrupt enable |
| 5                     | R/W        | 0           | HIST1_INT_EN<br>Histogram region 1 statistic done interrupt enable |
| 4                     | R/W        | 0           | HIST0_INT_EN<br>Histogram region 0 statistic done interrupt enable |
| 3                     | /          | /           | /  |
| 2                     | R/W        | 0           | DF_WR_INT_EN   |



|   |     |   |   |
|---|-----|---|---|
|   |     |   | Dark Frame Write done interrupt enable              |
| 1 | R/W | 0 | AWBE_INT_EN<br>AWBE statistic done interrupt enable |
| 0 | R/W | 0 | AF_INT_EN<br>AF statistic done interrupt enable     |

### 31.6.104. ISP interrupt status register

| Offset Address: 0X4F8 |                |                 | Register Name: ISP_FE_INT_STA_REG   |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:8                  | /              | /               | /   |
| 7                     | R/W            | 0               | HIST3_INT_PD<br>Histogram region 3 statistic done (write 1 to clear this bit) |
| 6                     | R/W            | 0               | HIST2_INT_PD<br>Histogram region 2 statistic done (write 1 to clear this bit) |
| 5                     | R/W            | 0               | HIST1_INT_PD<br>Histogram region 1 statistic done (write 1 to clear this bit) |
| 4                     | R/W            | 0               | HIST0_INT_PD<br>Histogram region 0 statistic done (write 1 to clear this bit) |
| 3                     | /              | /               | /   |
| 2                     | R/W            | 0               | DF_WR_INT_PD<br>Dark Frame Write done (write 1 to clear this bit)             |
| 1                     | R/W            | 0               | AWBE_INT_PD<br>AWBE statistic done (write 1 to clear this bit)                |
| 0                     | R/W            | 0               | AF_INT_PD<br>AF statistic done (write 1 to clear this bit)                    |

### 31.6.105. ISP FE CbCr Output address length register

| Offset Address: 0X500 |                |                 | Register Name: ISP_FE_C_LEN_REG   |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:13                 | /              | /               | /   |
| 12:00                 | R/W            | 500             | ISP_FE_C_LEN<br>The length of ISP FE CbCr Output data (in Byte) while accessing DRAM(ranges from 0 to 4096)<br>This should be integer multiplier of 0X20. |

**P.S. This register has double buffer, it should be reloaded by hardware at every vsync.**



**31.6.106. ISP FE CbCr Output address register**

| Offset Address: 0X504 |                |                 | Register Name: ISP_FE_C_ADDR_REG  |
|-----------------------|----------------|-----------------|---|
| Bit                   | Read/<br>Write | Default<br>/Hex | Description   |
| 31:00                 | R/W            | 0               | ISP_FE_C_ADDR<br>The memory address for ISP FE CbCr output (DRAM Address) |

**P.S. This register has double buffer, it should be reloaded by hardware at every vsync.**



## 32. CSI1

### 32.1. Overview

CSI1 is a high performance camera sensor interface, which supports 24 bits RGB/YUV444 data input, and it can parse input data to memory through user format configuration.

It is featured as following:

- 8 bits input data
- Support CCIR656 protocol for NTSC and PAL
- 3 parallel data paths for image stream parsing
- Received data double buffer support
- Parsing BAYER data into planar R, G, B output to memory
- Parsing interlaced data into planar or tie-based YCbCr output to memory
- Pass raw data direct to memory
- All data transmit timing can be adjusted by software
- support multi-channel ITU-R BT.656 time-multiplexed format
- luminance statistical value
- support 10-bit raw data input
- support 24-bit RGB/YUV 444 input, interlace/progressive mode, pixel clock up to 148.5(1080p)

### 32.2. Block diagram




Figure32-1 CSI Block Diagram

### 32.3. CSI data ports

|       | Bayer            | YCbCr (YUV)       | Interlaced             | Pass-through   |
|-------|------------------|-------------------|------------------------|----------------|
| FIFO0 | Red pixel data   | Y pixel data      | All field 1 pixel data | All pixel data |
| FIFO1 | Green pixel data | Cb (U) pixel data | All field 2 pixel data | -              |
| FIFO2 | Blue pixel data  | Cr (V) pixel data | -                      | -              |

### 32.4. Timing

#### 32.4.1. CSI timing

Vref= positive; Href= positive




Figure32-2

vertical size setting




Figure32-3

horizontal size setting and pixel clock timing(Href= positive)




Figure32-4



## 32.5. CSI1 Registers List

| Module Name | Base Address |
|-------------|--------------|
| CSI1        | 0x01C1D000   |

| Register Name    | Offset | Register name                               |
|------------------|--------|---|
| CSI1_EN_REG      | 0X000  | CSI enable register                         |
| CSI1_CFG_REG     | 0X004  | CSI configuration register                  |
| CSI1_CAP_REG     | 0X008  | CSI capture control register                |
| CSI1_SCALE_REG   | 0X00C  | CSI scale register                          |
| CSI1_F0_BUFA_REG | 0X010  | CSI FIFO 0 output buffer-A address register |
| CSI1_F0_BUFB_REG | 0X014  | CSI FIFO 0 output buffer-B address register |
| CSI1_F1_BUFA_REG | 0X018  | CSI FIFO 1 output buffer-A address register |
| CSI1_F1_BUFB_REG | 0X01C  | CSI FIFO 1 output buffer-B address register |
| CSI1_F2_BUFA_REG | 0X020  | CSI FIFO 2 output buffer-A address register |
| CSI1_F2_BUFB_REG | 0X024  | CSI FIFO 2 output buffer-B address register |
| CSI1_BUF_CTL_REG | 0X028  | CSI output buffer control register          |
| CSI1_BUF_STA_REG | 0X02C  | CSI status register                         |
| CSI1_INT_EN_REG  | 0X030  | CSI interrupt enable register               |
| CSI1_INT_STA_REG | 0X034  | CSI interrupt status register               |
| CSI1_HSIZE_REG   | 0X040  | CSI horizontal size register                |
| CSI1_VSIZE_REG   | 0X044  | CSI vertical size register                  |
| CSI1_BUF_LEN_REG | 0X048  | CSI line buffer length register             |

## 32.6. CSI1 Register Description

### 32.6.1. CSI Enable Register

| Offset: 0x0000 |            |             | Register Name: CSI1_EN_REG |
|----------------|------------|-------------|----------------------------|
| Bit            | Read/Write | Default/Hex | Description                |
| 31:10          | /          | /           | /                          |



|     |     |   |   |
|-----|-----|---|---|
| 9   | R/W | 0 | PCLK_CNT<br>Pclk count per frame  |
| 8   | R/W | 0 | LUMA_EN<br>Luma enable  |
| 7:5 | /   | / | /   |
| 4   | R/W | 0 | NON16_ADD<br>Non-16 add 0x00  |
| 3   | R/W | 0 | RD_FIFO_EN<br>Read fifo [3]fifo enable, fifo address[01c09800~01c09ffc]             |
| 2   | R/W | 0 | FIELD_REV<br>Ccir656 field_reverse  |
| 1   | /   | / | /   |
| 0   | R/W | 0 | CSI_EN<br>Enable<br>0: Reset and disable the CSI module<br>1: Enable the CSI module |

### 32.6.2.CSI configuration register

| Offset Address: 0X0004 |                |                 | Register Name: CSI1_CFG_REG   |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:23                  | /              | /               | /   |
| 22:20                  | R/W            | 3               | INPUT_FMT<br>Input data format<br>000: RAW stream<br>001: reserved<br>010: CCIR656(one channel)<br>011: YUV422<br>100: YUV444 ( {R, B, G} or {Pr, Pb, Y} )<br>others: reserved  |
| 19:16                  | R/W            | 0               | OUTPUT_FMT<br>Output data format<br>When the input format is set RAW stream<br>0000: pass-through<br><br>When the input format is set CCIR656 interface<br>0000: field planar YCbCr 422<br>0001: field planar YCbCr 420<br>0010: frame planar YCbCr 420<br>0011: frame planar YCbCr 422<br>0100: field planar YCbCr 422 UV combined |



|       |     |   |   |
|-------|-----|---|---|
|       |     |   | <p>0101: field planar YCbCr 420 UV combined<br/>         0110: frame planar YCbCr 420 UV combined<br/>         0111: frame planar YCbCr 422 UV combined<br/>         1111: interlaced interleaved YCbCr422. In this mode, capturing interlaced input and output the interlaced fields from individual ports. Field 1 data will be wrote to FIFO0 output buffer and field 2 data will be wrote to FIFO1 output buffer.<br/>         1000: field MB YCbCr 422<br/>         1001: field MB YCbCr 420<br/>         1010: frame MB YCbCr 420<br/>         1011: frame MB YCbCr 422</p> <p>When the input format is set YUV422<br/>         0000: planar YUV 422<br/>         0001: planar YUV 420<br/>         0100: planar YUV 422 UV combined<br/>         0101: planar YUV 420 UV combined<br/>         1000: MB YUV 422<br/>         1001: MB YUV 420</p> <p>When the input format is set YUV444<br/>         1100: field planar YUV 444<br/>         1101: field planar YUV 422 UV combined<br/>         1110: frame planar YUV 444<br/>         1111: frame planar YUV 422 UV combined</p> |
| 15:12 | /   | / | /   |
| 11:10 | R/W | 0 | <p>FIELD_SEL<br/>         Field selection. Applies to CCIR656 interface only.<br/>         00: start capturing with field 1.<br/>         01: start capturing with field 2.<br/>         10: start capturing with either field.<br/>         11: reserved</p>   |
| 09:08 | R/W | 2 | <p>INPUT_SEQ<br/>         Input data sequence, only valid for <del>Bayer mode</del> and YUV422 mode.<br/>         00: YUYV<br/>         01: YVYU<br/>         10: UYVY<br/>         11: VYUY</p>  |
| 07:05 | /   | / | /   |
| 4     | R/W | 0 | <p>FPS_DS<br/>         Fps down sample(failed, no this code)<br/>         0: no down sample</p>   |



|    |     |   |   |
|----|-----|---|---|
|    |     |   | 1: 1/2 fps, only receives the first frame every 2 frames  |
| 3  | R/W | 0 | FIELD_POL<br>Field polarity<br>0: negative(field=0 indicate odd, field=1 indicate even )<br>1: positive(field=1 indicate odd, field=0 indicate even )<br>This register is not apply to CCIR656 interface. |
| 02 | R/W | 1 | VREF_POL<br>Vref polarity<br>0: negative<br>1: positive<br>This register is not apply to CCIR656 interface.   |
| 01 | R/W | 0 | HERF_POL<br>Href polarity<br>0: negative<br>1: positive<br>This register is not apply to CCIR656 interface.   |
| 00 | R/W | 1 | CLK_POL<br>Data clock type<br>0: active in falling edge<br>1: active in rising edge   |

### 32.6.3.CSI capture control register

| Offset Address: 0X0008 |                |                 | Register Name: CSI1_CAP_REG   |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:02                  | /              | /               | /   |
| 01                     | R/W            | 0               | VCAP_ON<br>Video capture control: Capture the video image data stream.<br>0: Disable video capture<br>If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is wrote to output FIFO.<br>1: Enable video capture<br>The CSI starts capturing image data at the start of the next frame. |
| 00                     | W              | 0               | SCAP_ON<br>Still capture control: Capture a single still image frame.<br>0: Disable still capture.<br>1: Enable still capture<br>The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data.<br>This bit is self clearing and always reads as a 0.   |



### 32.6.4.CSI horizontal scale register

| Offset Address: 0X000C |                |                 | Register Name: CSI0_SCALE_REG   |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:28                  | /              | /               | /   |
| 27:24                  | R/W            | F               | VER_MASK<br>Vertical (line) mask. Every 4-line is a mask group. Bit 24 mask the first line, bit 25 mask the second line, and so on. Mask bit = 0 means discarding this line data.                       |
| 23:16                  | /              | /               | /   |
| 15:00                  | R/W            | FFFF            | HOR_MASK<br>Horizontal (datastream) mask. Every 16-byte is a mask group. Bit 0 mask the first byte, bit 1 mask the second byte, and so on. Mask bit = 0 means discarding this byte from the datastream. |

### 32.6.5.CSI Channel0 FIFO0 output buffer-A address register

| Offset Address: 0X0010 |                |                 | Register Name: CSI1_F0_BUFA_REG           |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:00                  | R/W            | 0               | F0_BUFA<br>FIFO 0 output buffer-A address |

### 32.6.6.CSI Channel0 FIFO0 output buffer-B address register

| Offset Address: 0X0014 |                |                 | Register Name: CSI1_F0_BUFB_REG           |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:00                  | R/W            | 0               | F0_BUFB<br>FIFO 0 output buffer-B address |

### 32.6.7.CSI Channel0 FIFO1 output buffer-A address register

| Offset Address: 0X0018 |                |                 | Register Name: CSI1_F1_BUFA_REG           |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:00                  | R/W            | 0               | F1_BUFA<br>FIFO 1 output buffer-A address |

**32.6.8.CSI Channel0 FIFO1 output buffer-B address register**

| Offset Address: 0X001C |                |                 | Register Name: CSI1_F1_BUFB_REG           |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:00                  | R/W            | 0               | F1_BUFB<br>FIFO 1 output buffer-B address |

**32.6.9.CSI Channel0 FIFO2 output buffer-A address register**

| Offset Address: 0X0020 |                |                 | Register Name: CSI1_F2_BUFA_REG           |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:00                  | R/W            | 0               | F2_BUFA<br>FIFO 2 output buffer-A address |

**32.6.10. CSI Channel0 FIFO2 output buffer-B address****register**

| Offset Address: 0X0024 |                |                 | Register Name: CSI1_F2_BUFB_REG           |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description                               |
| 31:00                  | R/W            | 0               | F2_BUFB<br>FIFO 2 output buffer-B address |

**32.6.11. CSI Channel\_0 output buffer control register**

| Offset Address: 0X0028 |                |                 | Register Name: CSI1_BUF_CTL_REG  |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:03                  | /              | /               | /  |
| 02                     | R/W            | 0               | DBN<br>Buffer selected at next storing for CSI<br>0: Next buffer selection is buffer-A<br>1: Next buffer selection is buffer-B |
| 01                     | R              | 0               | DBS<br>output buffer selected status<br>0: Selected output buffer-A  |





|    |     |   |   |
|----|-----|---|---|
|    |     |   | 1: Selected output buffer-B   |
| 00 | R/W | 0 | DBE<br>Double buffer mode enable<br>0: disable<br>1: enable<br>If the double buffer mode is disabled, the buffer-A will be always selected by CSI module. |

### 32.6.12. CSI Channel\_0 status register

| Offset Address: 0X002C |            |             | Register Name: CSI1_BUF_STA_REG   |
|------------------------|------------|-------------|---|
| Bit                    | Read/Write | Default/Hex | Description   |
| 31:08                  | R          | 0           | LUM_STATIS<br>luminance statistical value<br>When frame done interrupt flag come, value is ready and will last until next frame done.<br>For raw data, value = $(G \gg 1 + R + G) \gg 8$<br>For yuv422, value = $Y \gg 8$   |
| 07:02                  | /          | /           | /   |
| 01                     | R          | 0           | VCAP_STA<br>Video capture in progress<br>Indicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.  |
| 00                     | R          | 0           | SCAP_STA<br>Still capture in progress<br>Indicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end. |

### 32.6.13. CSI Channel\_0 interrupt enable register

| Offset Address: 0X0030 |            |         | Register Name: CSI1_INT_EN_REG |
|------------------------|------------|---------|--------------------------------|
| Bit                    | Read/Write | Default | Description                    |



|       | Write | /Hex |  |
|-------|-------|------|--|
| 31:08 | /     | /    | /  |
| 07    | R/W   | 0    | VS_INT_EN<br>vsync flag<br>The bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, change the buffer address could only effect next frame   |
| 06    | R/W   | 0    | HB_OF_INT_EN<br>Hblank FIFO overflow<br>The bit is set when 3 FIFOs still overflow after the hblank.   |
| 05    | /     | /    | /  |
| 04    | R/W   | 0    | FIFO2_OF_INT_EN<br>FIFO 2 overflow<br>The bit is set when the FIFO 2 become overflow.  |
| 03    | R/W   | 0    | FIFO1_OF_INT_EN<br>FIFO 1 overflow<br>The bit is set when the FIFO 1 become overflow.  |
| 02    | R/W   | 0    | FIFO0_OF_INT_EN<br>FIFO 0 overflow<br>The bit is set when the FIFO 0 become overflow.  |
| 01    | R/W   | 0    | FD_INT_EN<br>Frame done<br>Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is wrote to buffer as long as video capture remains enabled.   |
| 00    | R/W   | 0    | CD_INT_EN<br>Capture done<br>Indicates the CSI has completed capturing the image data.<br>For still capture, the bit is set when one frame data has been wrote to buffer.<br>For video capture, the bit is set when the last frame has been wrote to buffer after video capture has been disabled.<br>For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end. |

### 32.6.14. CSI Channel\_0 interrupt status register

| Offset Address: 0X0034 |                | Register Name: CSI1_INT_STA_REG |             |
|------------------------|----------------|---------------------------------|-------------|
| Bit                    | Read/<br>Write | Default<br>/Hex                 | Description |



|       |     |   |                                  |
|-------|-----|---|----------------------------------|
| 31:08 | /   | / | /                                |
| 07    | R/W | 0 | VS_PD<br>vsync flag              |
| 06    | R/W | 0 | HB_OF_PD<br>Hblank FIFO overflow |
|       |     |   | PRTC_ERR_PD                      |
| 04    | R/W | 0 | FIFO2_OF_PD<br>FIFO 2 overflow   |
| 03    | R/W | 0 | FIFO1_OF_PD<br>FIFO 1 overflow   |
| 02    | R/W | 0 | FIFO0_OF_PD<br>FIFO 0 overflow   |
| 01    | R/W | 0 | FD_PD<br>Frame done              |
| 00    | R/W | 0 | CD_PD<br>Capture done            |

### 32.6.15. CSI Channel\_0 horizontal size register

| Offset Address: 0X0040 |                |                 | Register Name: CSI1_HSIZE_REG  |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:29                  | /              | /               | /  |
| 28:16                  | R/W            | 500             | HOR_LEN<br>Horizontal pixel clock length. Valid pixel clocks of a line.        |
| 15:13                  | /              | /               | /  |
| 12:00                  | R/W            | 0               | HOR_START<br>Horizontal pixel clock start.Pixel data is valid from this clock. |

### 32.6.16. CSI Channel\_0 vertical size register

| Offset Address: 0X0044 |                |                 | Register Name: CSI1_VSIZE_REG                                   |
|------------------------|----------------|-----------------|---|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29                  | /              | /               | /   |
| 28:16                  | R/W            | 1E0             | VER_LEN<br>Vertical line length. Valid line number of a frame.  |
| 15:13                  | /              | /               | /   |
| 12:00                  | R/W            | 0               | VER_START<br>Vertical line start. data is valid from this line. |



### 32.6.17. CSI Channel\_0 buffer length register

| Offset Address: 0X0048 |                |                 | Register Name: CSI1_BUF_LEN_REG  |
|------------------------|----------------|-----------------|--|
| Bit                    | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13                  | /              | /               | /  |
| 12:00                  | R/W            | 280             | BUF_LEN<br>Buffer length of a line. Unit is byte. It is the max of the 3 FIFOs |

## 33. LCD/TV Timing Controller

### 33.1. Overview

TCON in A10 is of high flexibility in timing configuration as well as LCD module compatibility.

### 33.2. Block Diagram




Figure33-1 Block Diagram

### 33.3. LCD/TV Timing Controller Register List

| Module Name | Base Address |
|-------------|--------------|
| TCON        | 0x01C0C000   |

| Register Name  | Offset | Description                     |
|----------------|--------|---------------------------------|
| TCON_GCTL_REG  | 0x0000 | TCON global control register    |
| TCON_GINT0_REG | 0x0004 | TCON global interrupt register0 |



|                      |        |                                     |
|----------------------|--------|-------------------------------------|
| TCON_GINT1_REG       | 0x0008 | TCON global interrupt register1     |
| TCON_FRM_CTL_REG     | 0x0010 | TCON FRM control register           |
| TCON_FRM_PSEED_R_REG | 0x0014 | TCON FRM seed register0             |
| TCON_FRM_PSEED_G_REG | 0x0018 | TCON FRM seed register1             |
| TCON_FRM_PSEED_B_REG | 0x001C | TCON FRM seed register2             |
| TCON_FRM_LSEED_R_REG | 0x0020 | TCON FRM seed register3             |
| TCON_FRM_LSEED_G_REG | 0x0024 | TCON FRM seed register4             |
| TCON_FRM_LSEED_B_REG | 0x0028 | TCON FRM seed register5             |
| TCON0_FRM_TAB0_REG   | 0x002C | TCON FRM table register0            |
| TCON0_FRM_TAB1_REG   | 0x0030 | TCON FRM table register1            |
| TCON0_FRM_TAB2_REG   | 0x0034 | TCON FRM table register2            |
| TCON0_FRM_TAB3_REG   | 0x0038 | TCON FRM table register3            |
| TCON0_CTL_REG        | 0x0040 | TCON0 control register              |
| TCON0_DCLK_REG       | 0x0044 | TCON0 data clock register           |
| TCON0_BASIC0_REG     | 0x0048 | TCON0 basic timing register0        |
| TCON0_BASIC1_REG     | 0x004C | TCON0 basic timing register1        |
| TCON0_BASIC2_REG     | 0x0050 | TCON0 basic timing register2        |
| TCON0_BASIC3_REG     | 0x0054 | TCON0 basic timing register3        |
| TCON0_HV_IF_REG      | 0x0058 | TCON0 hv panel interface register   |
| TCON0_CPU_IF_REG     | 0x0060 | TCON0 cpu panel interface register  |
| TCON0_CPU_WR_REG     | 0x0064 | TCON0 cpu panel write data register |
| TCON0_CPU_RD0_REG    | 0x0068 | TCON0 cpu panel read data register0 |
| TCON0_CPU_RD1_REG    | 0x006C | TCON0 cpu panel read data register1 |
| TCON0_TTL0_REG       | 0x0070 | TCON0 ttl timing register0          |
| TCON0_TTL1_REG       | 0x0074 | TCON0 ttl timing register1          |
| TCON0_TTL2_REG       | 0x0078 | TCON0 ttl timing register2          |
| TCON0_TTL3_REG       | 0x007C | TCON0 ttl timing register3          |
| TCON0_TTL4_REG       | 0x0080 | TCON0 ttl timing register4          |
| TCON0_LVDS_IF_REG    | 0x0084 | TCON0 lvds panel interface register |
| TCON0_IO_POL_REG     | 0x0088 | TCON0 IO polarity register          |
| TCON0_IO_TRI_REG     | 0x008C | TCON0 IO control register           |
| TCON1_CTL_REG        | 0x0090 | TCON1 control register              |
| TCON1_BASIC0_REG     | 0x0094 | TCON1 basic timing register0        |
| TCON1_BASIC1_REG     | 0x0098 | TCON1 basic timing register1        |
| TCON1_BASIC2_REG     | 0x009C | TCON1 basic timing register2        |
| TCON1_BASIC3_REG     | 0x00A0 | TCON1 basic timing register3        |
| TCON1_BASIC4_REG     | 0x00A4 | TCON1 basic timing register4        |
| TCON1_BASIC5_REG     | 0x00A8 | TCON1 basic timing register5        |
| TCON1_IO_POL_REG     | 0x00F0 | TCON1 IO polarity register          |
| TCON1_IO_TRI_REG     | 0x00F4 | TCON1 IO control register           |
| TCON_ECC_FIFO_REG    | 0x00F8 | TCON ECC FIFO register              |
| Reserved             | /      | /                                   |



|                       |        |   |
|-----------------------|--------|---|
| TCON_CEU_CTL_REG      | 0x0100 | TCON CEU control register                 |
| TCON_CEU_MUL_RR_REG   | 0x0110 | TCON CEU coefficient register0            |
| TCON_CEU_MUL_RG_REG   | 0x0114 | TCON CEU coefficient register1            |
| TCON_CEU_MUL_RB_REG   | 0x0118 | TCON CEU coefficient register2            |
| TCON_CEU_ADD_RC_REG   | 0x011C | TCON CEU coefficient register3            |
| TCON_CEU_MUL_GR_REG   | 0x0120 | TCON CEU coefficient register4            |
| TCON_CEU_MUL_GG_REG   | 0x0124 | TCON CEU coefficient register5            |
| TCON_CEU_MUL_GB_REG   | 0x0128 | TCON CEU coefficient register6            |
| TCON_CEU_ADD_GC_REG   | 0x012C | TCON CEU coefficient register7            |
| TCON_CEU_MUL_BR_REG   | 0x0130 | TCON CEU coefficient register8            |
| TCON_CEU_MUL_BG_REG   | 0x0134 | TCON CEU coefficient register9            |
| TCON_CEU_MUL_BB_REG   | 0x0138 | TCON CEU coefficient register10           |
| TCON_CEU_ADD_BC_REG   | 0x013C | TCON CEU coefficient register11           |
| TCON_CEU_RANGE_R_REG  | 0x0140 | TCON CEU coefficient register12           |
| TCON_CEU_RANGE_G_REG  | 0x0144 | TCON CEU coefficient register13           |
| TCON_CEU_RANGE_B_REG  | 0x0148 | TCON CEU coefficient register14           |
| TCON1_FILL_CTL_REG    | 0x0300 | TCON1 fill data control register          |
| TCON1_FILL_BEG0_REG   | 0x0304 | TCON1 fill data begin register0           |
| TCON1_FILL_END0_REG   | 0x0308 | TCON1 fill data end register0             |
| TCON1_FILL_DATA0_REG  | 0x030C | TCON1 fill data value register0           |
| TCON1_FILL_BEG1_REG   | 0x0310 | TCON1 fill data begin register1           |
| TCON1_FILL_END1_REG   | 0x0314 | TCON1 fill data end register1             |
| TCON1_FILL_DATA1_REG  | 0x0318 | TCON1 fill data value register1           |
| TCON1_FILL_BEG2_REG   | 0x031C | TCON1 fill data begin register2           |
| TCON1_FILL_END2_REG   | 0x0320 | TCON1 fill data end register2             |
| TCON1_FILL_DATA2_REG  | 0x0324 | TCON1 fill data value register2           |
| TCON1_GAMMA_TABLE_REG | 0x0400 | TCON1 gamma table register<br>0x400-0x7FF |

### 33.4. LCD/TV Timing Controller registers definition

#### 33.4.1. TCON global control register

| Offset: 0x000 |                |                 | Register Name: TCON_GCTL_REG   |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31            | R/W            | 0               | <b>TCON_En</b><br>0: disable<br>1: enable<br>When it's disabled, the module will be reset to idle state. |



|      |     |   |  |
|------|-----|---|--|
| 30   | R/W | 0 | <b>TCON_Gamma_En</b><br>0: disable<br>1: enable  |
| 29:1 | /   | / | /  |
| 0    | R/W | 0 | <b>IO_Map_Sel</b><br>0: TCON0<br>1: TCON1<br>Note: this bit determined which IO_INV/IO_TRI are valid |

### 33.4.2. TCON global interrupt register0

| Offset: 0x004 |            |             | Register Name: TCON_GINT0_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | <b>TCON0_Vb_Int_En</b><br>0: disable<br>1: enable   |
| 30            | R/W        | 0           | <b>TCON1_Vb_Int_En</b><br>0: disable<br>1: enable   |
| 29            | R/W        | 0           | <b>TCON0_Line_Int_En</b><br>0: disable<br>1: enable   |
| 28            | R/W        | 0           | <b>TCON1_Line_Int_En</b><br>0: disable<br>1: enable   |
| 27:16         | /          | /           | /   |
| 15            | R/W        | 0           | <b>TCON0_Vb_Int_Flag</b><br>Asserted during vertical no-display period every frame.<br>Write 0 to clear it. |
| 14            | R/W        | 0           | <b>TCON1_Vb_Int_Flag</b><br>Asserted during vertical no-display period every frame.<br>Write 0 to clear it. |
| 13            | R/W        | 0           | <b>TCON0_Line_Int_Flag</b><br>trigger when SY0 match the current TCON0 scan line<br>Write 0 to clear it.    |
| 12            | R/W        | 0           | <b>TCON1_Line_Int_Flag</b><br>trigger when SY1 match the current TCON1 scan line<br>Write 0 to clear it.    |
| 11:0          | /          | /           | /   |





### 33.4.3.TCON global interrupt register1

| Offset: 0x008 |                |                 | Register Name: TCON_GINT1_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:27         | /              | /               | /   |
| 26:16         | R/W            | 0               | <b>TCON0_Line_Int_Num</b><br>scan line for TCON0 line trigger(including inactive lines)<br>Setting it for the specified line for trigger0.<br>Note: SY0 is writable only when LINE_TRG0 is disabled.  |
| 15:11         | /              | /               | /   |
| 10:0          | R/W            | 0               | <b>TCON1_Line_Int_Num</b><br>scan line for TCON1 line trigger(including inactive lines)<br>Setting it for the specified line for trigger 1.<br>Note: SY1 is writable only when LINE_TRG1 is disabled. |

### 33.4.4.TCON FRM control register

| Offset: 0x010 |                |                 | Register Name: TCON_FRM_CTL_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31            | R/W            | 0               | <b>TCON0_Frm_En</b><br>0:disable<br>1:enable   |
| 30:7          | /              | /               | /  |
| 6             | R/W            | 0               | <b>TCON0_Frm_Mode_R</b><br>0: 6bit frm output<br>1: 5bit frm output  |
| 5             | R/W            | 0               | <b>TCON0_Frm_Mode_G</b><br>0: 6bit frm output<br>1: 5bit frm output  |
| 4             | R/W            | 0               | <b>TCON0_Frm_Mode_B</b><br>0: 6bit frm output<br>1: 5bit frm output  |
| 3:2           | /              | /               | /  |
| 1:0           | R/W            | 0               | <b>TCON0_Frm_Test</b><br>00: FRM<br>01: half 5/6bit, half FRM<br>10: half 8bit, half FRM<br>11: half 8bit, half 5/6bit |

**33.4.5.TCON FRM seed register**

| Offset: 0x014 |                |                 | Register Name: TCON_FRM_PSEED_R_REG                |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:25         | /              | /               | /  |
| 24:0          | R/W            | 0               | <b>Pixel_Seed_Value</b><br>Note: avoid set it to 0 |

| Offset: 0x018 |                |                 | Register Name: TCON_FRM_PSEED_G_REG                |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:25         | /              | /               | /  |
| 24:0          | R/W            | 0               | <b>Pixel_Seed_Value</b><br>Note: avoid set it to 0 |

| Offset: 0x01C |                |                 | Register Name: TCON_FRM_PSEED_B_REG                |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:25         | /              | /               | /  |
| 24:0          | R/W            | 0               | <b>Pixel_Seed_Value</b><br>Note: avoid set it to 0 |

| Offset: 0x020 |                |                 | Register Name: TCON_FRM_LSEED_R_REG               |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                                       |
| 31:13         | /              | /               | /   |
| 12:0          | R/W            | 0               | <b>Line_Seed_Value</b><br>Note: avoid set it to 0 |

| Offset: 0x024 |                |                 | Register Name: TCON_FRM_LSEED_G_REG               |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                                       |
| 31:13         | /              | /               | /   |
| 12:0          | R/W            | 0               | <b>Line_Seed_Value</b><br>Note: avoid set it to 0 |

| Offset: 0x028 |                |                 | Register Name: TCON_FRM_LSEED_B_REG |
|---------------|----------------|-----------------|-------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                         |
| 31:13         | /              | /               | /                                   |
| 12:0          | R/W            | 0               | <b>Line_Seed_Value</b>              |



|  |  |  |                         |
|--|--|--|-------------------------|
|  |  |  | Note: avoid set it to 0 |
|--|--|--|-------------------------|

### 33.4.6.TCON FRM table register

| Offset: 0x02C |                |                 | Register Name: TCON0_FRM_TAB0_REG |
|---------------|----------------|-----------------|-----------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                       |
| 31:0          | R/W            | 0               | Frm_Table_Value                   |

| Offset: 0x030 |                |                 | Register Name: TCON0_FRM_TAB1_REG |
|---------------|----------------|-----------------|-----------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                       |
| 31:0          | R/W            | 0               | Frm_Table_Value                   |

| Offset: 0x034 |                |                 | Register Name: TCON0_FRM_TAB2_REG |
|---------------|----------------|-----------------|-----------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                       |
| 31:0          | R/W            | 0               | Frm_Table_Value                   |

| Offset: 0x038 |                |                 | Register Name: TCON0_FRM_TAB3_REG |
|---------------|----------------|-----------------|-----------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                       |
| 31:0          | R/W            | 0               | Frm_Table_Value                   |

### 33.4.7.TCON0 control register

| Offset: 0x040 |                |                 | Register Name: TCON0_CTL_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0               | <b>TCON0_En</b><br>0: disable<br>1: enable<br>Note: It executes at the beginning of the first blank line of TCON0 timing. |
| 30:26         | /              | /               | /   |
| 25:24         | R/W            | 0               | <b>TCON0_IF</b><br>00: HV(Sync+DE)<br>01: 8080 I/F<br>10: TTL I/F<br>11: reserved   |
| 23            | R/W            | 0               | <b>TCON0_RG_Swap</b>  |



|      |     |   |  |
|------|-----|---|--|
|      |     |   | 0: default<br>1: swap RED and BLUE data at FIFO1   |
| 22   | R/W | 0 | <b>TCON0_Test_Value</b><br>0:all 0s<br>1:all 1s  |
| 21   | R/W | 0 | <b>TCON0_FIFO1_Rst</b><br>Write 1 and then 0 at this bit will reset FIFO 1<br>Note: 1 holding time must more than 1 DCLK   |
| 20   | R/W | 0 | <b>TCON0_Interlace_En</b><br>0:disable<br>1:enable<br>NOTE: this flag is valid only when <b>TCON0_EN == 1</b>  |
| 19:9 | /   | / | /  |
| 8:4  | R/W | 0 | <b>TCON0_State_Delay</b><br>STA delay<br>NOTE: valid only when <b>TCON0_EN == 1</b>  |
| 3:2  | /   | / | /  |
| 1:0  | R/W | 0 | <b>TCON0_SRC_SEL:</b><br>00: DE CH1(FIFO1 enable)<br>01: DE CH2(FIFO1 enable)<br>10: DMA 565 input(FIFO1 enable)<br>11: Test input(FIFO1 disable)<br>Note:<br>1. These bits are sampled only at the beginning of the first blank line of TCON0 timing.<br>2. Generally, when input source is changed, it would change at the beginning of the first blank line of TCON0 timing.<br>3. When FIFO1 and FIFO2 select the same source and FIFO2 is enabled, it executes at the beginning of the first blank line of TV timing. Also, TCON0 timing generator will reset to the beginning of the first blank line. |

### 33.4.8.TCON0 data clock register

| Offset: 0x044 |            |             | Register Name: TCON0_DCLK REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:28         | R/W        | 0           | <b>TCON0_Dclk_En</b><br>LCLK_EN[3:0] :TCON0 clock enable<br>4'h0, 'h4,4'h6,4'ha7:dclk_en=0;dclk1_en=0;dclk2_en=0;dclkm2_en=0;<br>4'h1: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0;<br>4'h2: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 1; |



|      |     |   |   |
|------|-----|---|---|
|      |     |   | <p>4'h3: dclk_en = 1; dclk1_en = 1; dclk2_en = 0; dclkm2_en = 0;<br/> 4'h5: dclk_en = 1; dclk1_en = 0; dclk2_en = 1; dclkm2_en = 0;<br/> 4'h8,4'h9,4'ha,4'hb,4'hc,4'hd,4'he,4'hf:</p> <p style="padding-left: 40px;">dclk_en = 1;<br/> dclk1_en = 1;<br/> dclk2_en = 1;<br/> dclkm2_en = 1;</p> |
| 27:7 | /   | / | /   |
| 6:0  | R/W | 0 | <p><b>TCON0_Dclk_Div</b><br/> <math>Tdclk = Tscclk * DCLKDIV</math><br/> Note:<br/> 1.if dclk1&amp;dclk2 used, DCLKDIV &gt;=6<br/> 2.if dclk only, DCLKDIV &gt;=4</p>   |

### 33.4.9. TCON0 basic timing register0

| Offset: 0x048 |            |             | Register Name: TCON0_BASIC0_REG                |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description                                    |
| 31:27         | /          | /           | /  |
| 26:16         | R/W        | 0           | <p><b>TCON0_X</b><br/> Panel width is X+1</p>  |
| 15:11         | /          | /           | /  |
| 10:0          | R/W        | 0           | <p><b>TCON0_Y</b><br/> Panel height is Y+1</p> |

### 33.4.10. TCON0 basic timing register1

| Offset: 0x04C |            |             | Register Name: TCON0_BASIC1_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | <p><b>UF_En</b><br/> 0: default<br/> 1: delay next line sync(Hsync in basic timing) until the FIFO1 is full<br/> Note: it must be used when FIFO depth is less than one line active pixels.</p>                       |
| 30:28         | /          | /           | /   |
| 27:16         | R/W        | 0           | <p><b>HT</b><br/> <math>T_{cycle} = (HT+1) * Tdclk</math><br/> Note:1) parallel :HT &gt;= (HBP +1) + (X+1) +2<br/> 2) serial 1: HT &gt;= (HBP +1) + (X+1) *3+2<br/> 3) serial 2: HT &gt;= (HBP +1) + (X+1) *3/2+2</p> |



|       |     |   |   |
|-------|-----|---|---|
| 15:10 | /   | / | /   |
| 9:0   | R/W | 0 | <b>HBP</b><br>horizontal back porch (in dclk)<br>$Thbp = (HBP + 1) * Tdclk$ |

### 33.4.11. TCON0 basic timing register2

| Offset: 0x050 |                |                 | Register Name: TCON0_BASIC2_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:28         | /              | /               | /   |
| 27:16         | R/W            | 0               | <b>VT</b><br>$TVT = (VT)/2 * Thsync$<br>Note: $VT/2 \geq (VBP+1) + (Y+1) + 2$ |
| 15:10         | /              | /               | /   |
| 9:0           | R/W            | 0               | <b>VBP</b><br>$Tvbp = (VBP + 1) * Thsync$                                     |

### 33.4.12. TCON0 basic timing register3

| Offset: 0x054 |                |                 | Register Name: TCON0_BASIC3_REG                                       |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:26         | /              | /               | /   |
| 25:16         | R/W            | 0               | <b>HSPW</b><br>$Thspw = (HSPW+1) * Tdclk$<br>Note: $HT > (HSPW+1)$    |
| 15:10         | /              | /               | /   |
| 9:0           | R/W            | 0               | <b>VSPW</b><br>$Tvspw = (VSPW+1) * Thsync$<br>Note: $VT/2 > (VSPW+1)$ |

### 33.4.13. TCON0 hv panel interface register

| Offset: 0x058 |                |                 | Register Name: TCON0_HV_IF_REG                                  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0               | <b>HV_Mode</b><br>0: 24bit parallel mode<br>1: 8bit serial mode |
| 30            | R/W            | 0               | <b>Serial_Mode</b>  |



|       |     |   |   |
|-------|-----|---|---|
|       |     |   | 0: 8bit/3cycle RGB serial mode(RGB888)<br>1: 8bit/2cycle YUV serial mode(CCIR656)   |
| 29:28 | /   | / | /   |
| 27:26 | R/W | 0 | <b>RGB888_SM0</b><br>serial RGB888 mode Output sequence at odd lines of the panel (line 1, 3, 5, 7...)<br>00: R→G→B<br>01: B→R→G<br>10: G→B→R<br>11: R→G→B  |
| 25:24 | R/W | 0 | <b>RGB888_SM1</b><br>serial RGB888 mode Output sequence at even lines of the panel (line 2, 4, 6, 8...)<br>00: R→G→B<br>01: B→R→G<br>10: G→B→R<br>11: R→G→B |
| 23:22 | R/W | 0 | <b>YUV_SM</b><br>serial YUV mode Output sequence 2-pixel-pair of every scan line<br>00: YUYV<br>01: YVYU<br>10: UYVY<br>11: VYUY                            |
| 21:20 | R/W | 0 | <b>YUV EAV/SAV F line delay</b><br>0:F toggle right after active video line<br>1:delay 2 line(CCIR NTSC)<br>2:delay 3 line(CCIR PAL)<br>3:reserved          |
| 19:0  | /   | / | /   |

### 33.4.14. TCON0 cpu panel interface register

| Offset: 0x060 |                |                 | Register Name: TCON0_CPU_IF_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:29         | R/W            | 0               | <b>CPU_MOD</b><br>000: 18bit/256K mode<br>001: 16bit mode0<br>010: 16bit mode1<br>011: 16bit mode2<br>100: 16bit mode3<br>101: 9bit mode |



|      |     |   |  |
|------|-----|---|--|
|      |     |   | 110: 8bit 256K mode<br>111: 8bit 65K mode  |
| 28   | R/W | 0 | <b>AUTO</b><br>auto Transfer Mode:<br>If it's 1, all the valid data during this frame are write to panel.<br>Note: This bit is sampled by Vsync  |
| 27   | R/W | 0 | <b>FLUSH</b><br>direct transfer mode:<br>If it's enabled, FIFO1 is regardless of the HV timing, pixels data keep being transferred unless the input FIFO was empty.<br>Data output rate control by DCLK. |
| 26   | R/W | 0 | <b>DA</b><br>pin A1 value in 8080 mode auto/flash states   |
| 25   | R/W | 0 | <b>CA</b><br>pin A1 value in 8080 mode WR/RD execute   |
| 24   | R/W | 0 | <b>VSYNC_Cs_Sel</b><br>0:CS<br>1:VSYNC   |
| 23   | R   | 0 | <b>Wr_Flag</b><br>0:write operation is finishing<br>1:write operation is pending   |
| 22   | R   | 0 | <b>Rd_Flag</b><br>0:read operation is finishing<br>1:read operation is pending   |
| 21:0 | /   | / | /  |

### 33.4.15. TCON0 cpu panel write data register

|                      |                        |                         |  |
|----------------------|------------------------|-------------------------|--|
| <b>Offset: 0x064</b> |                        |                         | <b>Register Name: TCON0_CPU_WR_REG</b>   |
| <b>Bit</b>           | <b>Read/<br/>Write</b> | <b>Default<br/>/Hex</b> | <b>Description</b>   |
| 31:24                | /                      | /                       | /  |
| 23:0                 | W                      | 0                       | <b>Data_Wr</b><br>data write on 8080 bus, launch a write operation on 8080 bus |

### 33.4.16. TCON0 cpu panel read data register0

|                      |                        |                         |   |
|----------------------|------------------------|-------------------------|---|
| <b>Offset: 0x068</b> |                        |                         | <b>Register Name: TCON0_CPU_RD0_REG</b> |
| <b>Bit</b>           | <b>Read/<br/>Write</b> | <b>Default<br/>/Hex</b> | <b>Description</b>                      |
| 31:24                | /                      | /                       | /                                       |
| 23:0                 | R                      | /                       | <b>Data_Rd0</b>                         |





|  |  |  |  |
|--|--|--|--|
|  |  |  | data read on 8080 bus, launch a new read operation on 8080 bus |
|--|--|--|--|

### 33.4.17. TCON0 cpu panel read data register1

| Offset: 0x06C |                |                 | Register Name: TCON0_CPU_RD1_REG   |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:24         | /              | /               | /  |
| 23:0          | R              | /               | <b>Data_Rd1</b><br>data read on 8080 bus, without a new read operation on 8080 bus |

### 33.4.18. TCON0 ttl panel timing register 0

| Offset: 0x070 |                |                 | Register Name: TCON0_TTL0_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:20         | R/W            | 0               | <b>STVH</b><br>STV high plus width (in dclk)<br>$Tstvh = (STVH + 1) * Tdclk$<br>Note: STV has a period of one frame |
| 19:0          | R/W            | 0               | <b>STVD</b><br>VSYNC-STV delay time<br>$Tstvd = STVD[19:10] * Thsync + STVD[9:0] * Tdclk$                           |

### 33.4.19. TCON0 ttl panel timing register 1

| Offset: 0x074 |                |                 | Register Name: TCON0_TTL1_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:30         | R/W            | 0               | <b>CKVT</b><br>CKV period (in line)<br>$Tckvt = (CKVT + 1) * Thsync$         |
| 29:20         | /              | /               | /  |
| 19:10         | R/W            | 0               | <b>CKVH</b><br>CKV high plus width (in dclk)<br>$Tckvh = (CKVH + 1) * Tdclk$ |
| 9:0           | R/W            | 0               | <b>CKVD</b><br>VSYNC-CKV delay time(in dclk)<br>$Tdskv = CKVD * Tdclk$       |

**33.4.20. TCON0 ttl panel timing register 2**

| Offset: 0x078 |                |                 | Register Name: TCON0_TTL2_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:30         | R/W            | 0               | <b>OEVT</b><br>OEV period (in line)<br>$Toevt = (OEVT + 1) * Thsync$         |
| 29:20         | /              | /               | /  |
| 19:10         | R/W            | 0               | <b>OEVB</b><br>OEV high plus width (in dclk)<br>$Toevb = (OEVB + 1) * Tdclk$ |
| 9:0           | R/W            | 0               | <b>OEVD</b><br>VSYNC -OEV delay time(in dclk)<br>$Toevd = OEVD * Tdclk$      |

**33.4.21. TCON0 ttl panel timing register3**

| Offset: 0x07C |                |                 | Register Name: TCON0_TTL3_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:26         | R/W            | 0               | <b>STHH</b><br>STH high plus time(in dclk)<br>$Tsthh = (STHH+1) * Tdclk$<br>Note: STH has a period of one line |
| 25:16         | R/W            | 0               | <b>STHD</b><br>HSYNC-STH delay time(in dclk)<br>$Tsthd = STHD * Tdclk$   |
| 15:10         | R/W            | 0               | <b>OEHH</b><br>OEH high plus time(in dclk)<br>$Tldh = (OEHH+1) * Tdclk$  |
| 9:0           | R/W            | 0               | <b>OEHD</b><br>HSYNC -OEH delay time(in dclk)<br>$Tldd = OEHD * Tdclk$   |

**33.4.22. TCON0 ttl panel timing register3**

| Offset: 0x080 |                |                 | Register Name: TCON0_TTL4_REG |
|---------------|----------------|-----------------|-------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                   |
| 31:24         | /              | /               | /                             |



|       |     |   |   |
|-------|-----|---|---|
| 23    | R/W | 0 | <b>Output_Data_Rate</b><br>0: single data rate (SDR).<br>LCD read data at the rising edge of clock<br>1: Double data rate (DDR).<br>(The first data of every line must be ready at rising edge of CKH/CKH1/CKH2.)<br>Note: When DATA_RATE = 1, HT and HBP had better be even number;<br>CKH-CKH1 and CKH1-CKH2 delay time is always 1/3 Tdclk |
| 22    | R/W | 0 | <b>Rev_Sel</b><br>REV toggle mode<br>0: 1H time toggle mode with frame inversion<br>1: Frame toggle mode<br>Note: no matter in which mode, make sure REV has different polarity at the beginning of every frame (take VSYNC as reference).  |
| 21    | R/W | 0 | <b>TTL_Data_Inv_En</b><br>0: disable<br>1: data inverted ref to REV signal  |
| 20    | R/W | 0 | <b>TTL_Data_Inv_Sel</b><br>TTL data invert mode<br>0: bit inverted when REV is 1<br>1: bit inverted when REV is 0   |
| 19:10 | /   | / | /   |
| 9:0   | R/W | 0 | <b>REVD</b><br>HSYNC-REV delay time(in dclk)<br>$T_{revd} = REVD * T_{dclk}$<br>Note:<br>1. When <b>REV_SEL</b> is 0, REV has a 2H period with 50% duty.<br>2. When <b>REV_SEL</b> is 1, REV has a 2 Frame period with 50% duty.<br>3. Make sure REV has different polarity at the beginning of every frame(take VSYNC as reference).         |

### 33.4.23. TCON0 lvds panel interface register

| Offset: 0x084 |            |             | Register Name: TCON0_LVDS_IF_REG                |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                                     |
| 31            | R/W        | 0           | <b>TCON0_LVDS_En</b><br>0: disable<br>1: enable |
| 30            | /          | /           | /   |
| 29            | /          | /           | /   |



|      |     |   |  |
|------|-----|---|--|
| 28   | R/W | 0 | <b>TCON0_LVDS_Dir</b><br>1: normal<br>2: reverse<br>NOTE: LVDS direction |
| 27   | R/W | 0 | <b>TCON0_LVDS_Mode</b><br>0: NS mode<br>1: JEIDA mode                    |
| 26   | R/W | 0 | <b>TCON0_LVDS_BitWidth</b><br>0: 24bit<br>1: 18bit                       |
| 25   | /   | / | Reserved   |
| 24   | /   | / | Reserved   |
| 23   | R/W | 0 | <b>TCON0_LVDS_Correct_Mode</b><br>0: mode0<br>1: mode1                   |
| 22:0 | /   | / | /  |

### 33.4.24. TCON0 IO polarity register

| Offset: 0x088 |                |                 | Register Name: TCON0_IO_POL_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:30         | /              | /               | /  |
| 29:28         | R/W            | 0               | <b>DCLK_Sel</b><br>00: used DCLK0(normal phase offset)<br>01: used DCLK1(1/3 phase offset)<br>10: used DCLK2(2/3 phase offset)<br>11: reserved |
| 27            | R/W            | 0               | <b>IO3_Inv</b><br>0: not invert<br>1: invert   |
| 26            | R/W            | 0               | <b>IO2_Inv</b><br>0: not invert<br>1: invert   |
| 25            | R/W            | 0               | <b>IO1_Inv</b><br>0: not invert<br>1: invert   |
| 24            | R/W            | 0               | <b>IO0_Inv</b><br>0: not invert<br>1: invert   |
| 23:0          | R/W            | 0               | <b>Data_Inv</b><br>TCON0 output port D[23:0] polarity control, with independent bit  |



|  |  |  |  |
|--|--|--|--|
|  |  |  | control:<br>0s: normal polarity<br>1s: invert the specify output |
|--|--|--|--|

| Offset: 0x08C |                |                 | Register Name: TCON0_IO_TRI_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:28         | /              | /               | /  |
| 27            | R/W            | 1               | <b>IO3_Output_Tri_En</b><br>1: disable<br>0: enable  |
| 26            | R/W            | 1               | <b>IO2_Output_Tri_En</b><br>1: disable<br>0: enable  |
| 25            | R/W            | 1               | <b>IO1_Output_Tri_En</b><br>1: disable<br>0: enable  |
| 24            | R/W            | 1               | <b>IO0_Output_Tri_En</b><br>1: disable<br>0: enable  |
| 23:0          | R/W            | 0xFFFF<br>FF    | <b>Data_Output_Tri_En</b><br>TCON0 output port D[23:0] output enable, with independent bit control:<br>1s: disable<br>0s: enable |

### 33.4.25. TCON1 control register

| Offset: 0x090 |                |                 | Register Name: TCON1_CTL_REG                  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                                   |
| 31            | R/W            | 0               | <b>TCON1_En</b><br>0: disable<br>1: enable    |
| 30:21         | /              | /               | /   |
| 20            | R/W            | 0               | <b>Interlace_En</b><br>0:disable<br>1:enable  |
| 19:9          | /              | /               | /   |
| 8:4           | R/W            | 0               | <b>Start_Delay</b><br>This is for DE1 and DE2 |
| 3:2           | /              | /               | /   |



|     |     |   |  |
|-----|-----|---|--|
| 1:0 | R/W | 0 | <b>TCON1_Src_Sel</b><br>00: DE CH1(FIFO2 enable)<br>01: DE CH2(FIFO2 enable)<br>1x: BLUE data(FIFO2 disable, RGB=0000FF) |
|-----|-----|---|--|

### 33.4.26. TCON1 basic timing register0

| Offset: 0x094 |            |             | Register Name: TCON1_BASIC0_REG         |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                             |
| 31:28         | /          | /           | /                                       |
| 27:16         | R/W        | 0           | <b>TCON1_XI</b><br>source width is X+1  |
| 15:12         | /          | /           | /                                       |
| 11:0          | R/W        | 0           | <b>TCON1_YI</b><br>source height is Y+1 |

### 33.4.27. TCON1 basic timing register1

| Offset: 0x098 |            |             | Register Name: TCON1_BASIC1_REG   |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:28         | /          | /           | /   |
| 27:16         | R/W        | 0           | <b>LS_XO</b><br>width is LS_XO+1  |
| 15:12         | /          | /           | /   |
| 11:0          | R/W        | 0           | <b>LS_YO</b><br>width is LS_YO+1<br>NOTE: this version LS_YO = TCON1_YI |

### 33.4.28. TCON1 basic timing register2

| Offset: 0x09C |            |             | Register Name: TCON1_BASIC2_REG         |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                             |
| 31:28         | /          | /           | /                                       |
| 27:16         | R/W        | 0           | <b>TCON1_XO</b><br>width is TCON1_XO+1  |
| 15:12         | /          | /           | /                                       |
| 11:0          | R/W        | 0           | <b>TCON1_YO</b><br>height is TCON1_YO+1 |

**33.4.29. TCON1 basic timing register3**

| Offset: 0x0A0 |                |                 | Register Name: TCON1_BASIC3_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29         | /              | /               | /   |
| 28:16         | R/W            | 0               | <b>HT</b><br>horizontal total time<br>$T_{\text{cycle}} = (\text{HT} + 1) * T_{\text{hdclk}}$ |
| 15:12         | /              | /               | /   |
| 11:0          | R/W            | 0               | <b>HBP</b><br>horizontal back porch<br>$T_{\text{hbp}} = (\text{HBP} + 1) * T_{\text{hdclk}}$ |

**33.4.30. TCON1 basic timing register4**

| Offset: 0x0A4 |                |                 | Register Name: TCON1_BASIC4_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:29         | /              | /               | /  |
| 28:16         | R/W            | 0               | <b>VT</b><br>horizontal total time (in HD line)<br>$T_{\text{vt}} = \text{VT}/2 * T_{\text{h}}$        |
| 15:12         | /              | /               | /  |
| 11:0          | R/W            | 0               | <b>VBP</b><br>horizontal back porch (in HD line)<br>$T_{\text{vbp}} = (\text{VBP} + 1) * T_{\text{h}}$ |

**33.4.31. TCON1 basic timing register5**

| Offset: 0x0A8 |                |                 | Register Name: TCON1_BASIC5_REG  |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:26         | /              | /               | /  |
| 25:16         | R/W            | 0               | <b>HSPW</b><br>horizontal Sync Pulse Width (in dclk)<br>$T_{\text{hspw}} = (\text{HSPW} + 1) * T_{\text{dclk}}$<br>Note: $\text{HT} > (\text{HSPW} + 1)$ |
| 15:10         | /              | /               | /  |
| 9:0           | R/W            | 0               | <b>VSPW</b><br>vertical Sync Pulse Width (in lines)  |



|  |  |  |   |
|--|--|--|---|
|  |  |  | $T_{vspw} = (VSPW+1) * T_h$<br>Note: $V_{T/2} > (VSPW+1)$ |
|--|--|--|---|

### 33.4.32. TCON1 IO polarity register

| Offset: 0x0F0 |            |             | Register Name: TCON1_IO_POL_REG  |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:28         | /          | /           | /  |
| 27            | R/W        | 0           | <b>IO3_Inv</b><br>0: not invert<br>1: invert   |
| 26            | R/W        | 0           | <b>IO2_Inv</b><br>0: not invert<br>1: invert   |
| 25            | R/W        | 0           | <b>IO1_Inv</b><br>0: not invert<br>1: invert   |
| 24            | R/W        | 0           | <b>IO0_Inv</b><br>0: not invert<br>1: invert   |
| 23:0          | R/W        | 0           | <b>Data_Inv:</b> TCON1 output port D[23:0] polarity control, with independent bit control:<br>0s: normal polarity<br>1s: invert the specify output |

### 33.4.33. TCON1 IO control register

| Offset: 0x0F4 |            |             | Register Name: TCON1_IO_TRI_REG                     |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:28         | /          | /           | /   |
| 27            | R/W        | 1           | <b>IO3_Output_Tri_En</b><br>1: disable<br>0: enable |
| 26            | R/W        | 1           | <b>IO2_Output_Tri_En</b><br>1: disable<br>0: enable |
| 25            | R/W        | 1           | <b>IO1_Output_Tri_En</b><br>1: disable<br>0: enable |
| 24            | R/W        | 1           | <b>IO0_Output_Tri_En</b>                            |





|      |     |              |  |
|------|-----|--------------|--|
|      |     |              | 1: disable<br>0: enable  |
| 23:0 | R/W | 0xFFFF<br>FF | <b>Data_Output_Tri_En</b><br>TCON1 output port D[23:0] output enable, with independent bit control:<br>1s: disable<br>0s: enable |

### 33.4.34. TCON ECC FIFO register

| Offset: 0x0F8 |            |             | Register Name: TCON_ECC_FIFO_REG                   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31            | R/W        | /           | <b>ECC_FIFO_BIST_EN</b><br>0: disable<br>1: enable |
| 30            | R/W        | /           | <b>ECC_FIFO_ERR_FLAG</b>                           |
| 29:24         | /          | /           | /  |
| 23:16         | R/W        | /           | <b>ECC_FIFO_ERR_BITS</b>                           |
| 15:8          | /          | /           | /  |
| 7:0           | R/W        | /           | <b>ECC_FIFO_SETTING</b>                            |

### 33.4.35. TCON CEU control register

| Offset: 0x100 |            |             | Register Name: TCON_CEU_CTL_REG         |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description                             |
| 31            | R/W        | 0           | <b>CEU_en</b><br>0: bypass<br>1: enable |
| 30:0          | /          | /           | /                                       |

### 33.4.36. TCON CEU coefficient register

| Offset: 0x110 |            |             | Register Name: TCON_CEU_MUL_RR_REG                         |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0           | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |



| Offset: 0x114 |            |             | Register Name: TCON_CEU_MUL_RG_REG                         |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0           | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x118 |            |             | Register Name: TCON_CEU_MUL_RB_REG                         |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0           | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x11c |            |             | Register Name: TCON_CEU_ADD_RC_REG                                |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:19         | /          | /           | /   |
| 18:0          | R/W        | 0           | <b>Coef_Value</b><br>signed 19bit value, range of (-16384, 16384) |

| Offset: 0x120 |            |             | Register Name: TCON_CEU_MUL_GR_REG                         |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0           | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x124 |            |             | Register Name: TCON_CEU_MUL_GG_REG                         |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0           | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x128 |            |             | Register Name: TCON_CEU_MUL_GB_REG                         |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:13         | /          | /           | /  |
| 12:0          | R/W        | 0           | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x12C |  |  | Register Name: TCON_CEU_ADD_GC_REG |
|---------------|--|--|------------------------------------|
|---------------|--|--|------------------------------------|



| Bit   | Read/<br>Write | Default<br>/Hex | Description   |
|-------|----------------|-----------------|---|
| 31:19 | /              | /               | /   |
| 18:0  | R/W            | 0               | <b>Coef_Value</b><br>signed 19bit value, range of (-16384, 16384) |

| Offset: 0x130 |                |                 | Register Name: TCON_CEU_MUL_BR_REG                         |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13         | /              | /               | /  |
| 12:0          | R/W            | 0               | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x134 |                |                 | Register Name: TCON_CEU_MUL_BG_REG                         |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13         | /              | /               | /  |
| 12:0          | R/W            | 0               | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x138 |                |                 | Register Name: TCON_CEU_MUL_BB_REG                         |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:13         | /              | /               | /  |
| 12:0          | R/W            | 0               | <b>Coef_Value</b><br>signed 13bit value, range of (-16,16) |

| Offset: 0x13C |                |                 | Register Name: TCON_CEU_ADD_BC_REG                                |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:19         | /              | /               | /   |
| 18:0          | R/W            | 0               | <b>Coef_Value</b><br>signed 19bit value, range of (-16384, 16384) |

| Offset: 0x140 |                |                 | Register Name: TCON_CEU_RANGE_R_REG                            |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:24         | /              | /               | /  |
| 23:16         | R/W            | 0               | <b>Coef_Range_Min</b><br>unsigned 8bit value, range of [0,255] |
| 15:8          | /              | /               | /  |
| 7:0           | R/W            | 0               | <b>Coef_Range_Max</b>  |



|  |  |  |                                       |
|--|--|--|---------------------------------------|
|  |  |  | unsigned 8bit value, range of [0,255] |
|--|--|--|---------------------------------------|

| Offset: 0x144 |            |             | Register Name: TCON_CEU_RANGE_G_REG                            |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | 0           | <b>Coef_Range_Min</b><br>unsigned 8bit value, range of [0,255] |
| 15:8          | /          | /           | /  |
| 7:0           | R/W        | 0           | <b>Coef_Range_Max</b><br>unsigned 8bit value, range of [0,255] |

| Offset: 0x148 |            |             | Register Name: TCON_CEU_RANGE_B_REG                            |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | 0           | <b>Coef_Range_Min</b><br>unsigned 8bit value, range of [0,255] |
| 15:8          | /          | /           | /  |
| 7:0           | R/W        | 0           | <b>Coef_Range_Max</b><br>unsigned 8bit value, range of [0,255] |

### 33.4.37. TCON0 lvds panel analog register0

| Offset: 0x220 |            |             | Register Name: TCON0_LVDS_ANA0_REG |
|---------------|------------|-------------|------------------------------------|
| Bit           | Read/Write | Default/Hex | Description                        |
| 31:30         | R/W        | 0           | <b>TCON0_LVDS_CKS</b>              |
| 29:28         | R/W        | 0           | <b>TCON0_LVDS_CK_EN</b>            |
| 27:26         | R/W        | 0           | <b>TCON0_LVDS_REG_V</b>            |
| 25:23         | R/W        | 0           | <b>TCON0_LVDS_REG_C</b>            |
| 22            | R/W        | 0           | <b>TCON0_LVDS_REG_EN_MB</b>        |
| 21:19         | R/W        | 0           | <b>TCON0_LVDS_PD</b>               |
| 18:17         | R/W        | 0           | <b>TCON0_LVDS_DEN</b>              |
| 16            | R/W        | 0           | <b>TCON0_LVDS_DCHS</b>             |
| 15            | R/W        | 0           | <b>TCON0_LVDS_LDO_EN</b>           |
| 14            | R/W        | 0           | <b>TCON0_LVDS_PWS</b>              |
| 13:12         | R/W        | 0           | <b>TCON0_LVDS_TEST_CK</b>          |
| 11:0          | /          | /           | /                                  |

**33.4.38. TCON0 lvds panel analog register1**

| Offset: 0x224 |                |                 | Register Name: TCON0_LVDS_ANA1_REG |
|---------------|----------------|-----------------|------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                        |
| 31            | /              | /               | /                                  |
| 30:27         | R/W            | 0               | TCON0_LVDS_REG_PREN_DRV0           |
| 26            | R/W            | 0               | TCON0_LVDS_REG_PREN_DRV0C          |
| 25:22         | R/W            | 0               | TCON0_LVDS_REG_PLR0                |
| 21            | R/W            | 0               | TCON0_LVDS_REG_PLR0C               |
| 20:17         | R/W            | 0               | TCON0_LVDS_REG_EN_DRV0             |
| 16            | R/W            | 0               | TCON0_LVDS_REG_EN_DRV0C            |
| 15            | /              | /               | /                                  |
| 14:11         | R/W            | 0               | TCON0_LVDS_REG_PREN_DRV1           |
| 10            | R/W            | 0               | TCON0_LVDS_REG_PREN_DRV1C          |
| 9:6           | R/W            | 0               | TCON0_LVDS_REG_PLR1                |
| 5             | R/W            | 0               | TCON0_LVDS_REG_PLR1C               |
| 4:1           | R/W            | 0               | TCON0_LVDS_REG_EN_DRV1             |
| 0             | R/W            | 0               | TCON0_LVDS_REG_EN_DRV1C            |

**33.4.39. TCON1 fill data control register**

| Offset: 0x300 |                |                 | Register Name: TCON1_FILL_CTL_REG        |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                              |
| 31            | R/W            | 0               | TCON1_Fill_En:<br>0: bypass<br>1: enable |
| 30:0          | /              | /               | /  |

**33.4.40. TCON1 fill data begin register**

| Offset: 0x304 |                |                 | Register Name: TCON1_FILL_BEG0_REG |
|---------------|----------------|-----------------|------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:24         | /              | /               | /                                  |
| 23:0          | R/W            | 0               | Fill_Begin                         |

**33.4.41. TCON1 fill data end register**

| Offset: 0x308 |                |                 | Register Name: TCON1_FILL_END0_REG |
|---------------|----------------|-----------------|------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:24         | /              | /               | /                                  |
| 23:0          | R/W            | 0               | Fill_End                           |

**33.4.42. TCON1 fill data value register**

| Offset: 0x30C |                |                 | Register Name: TCON1_FILL_DATA0_REG |
|---------------|----------------|-----------------|-------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                         |
| 31:24         | /              | /               | /                                   |
| 23:0          | R/W            | 0               | Fill_Value                          |

**33.4.43. TCON1 fill data begin register**

| Offset: 0x310 |                |                 | Register Name: TCON1_FILL_BEG1_REG |
|---------------|----------------|-----------------|------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:24         | /              | /               | /                                  |
| 23:0          | R/W            | 0               | Fill_Begin                         |

**33.4.44. TCON1 fill data end register**

| Offset: 0x314 |                |                 | Register Name: TCON1_FILL_END1_REG |
|---------------|----------------|-----------------|------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:24         | /              | /               | /                                  |
| 23:0          | R/W            | 0               | Fill_End                           |

**33.4.45. TCON1 fill data value register**

| Offset: 0x318 |                |                 | Register Name: TCON1_FILL_DATA1_REG |
|---------------|----------------|-----------------|-------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                         |
| 31:24         | /              | /               | /                                   |



|      |     |   |            |
|------|-----|---|------------|
| 23:0 | R/W | 0 | Fill_Value |
|------|-----|---|------------|

### 33.4.46. TCON1 fill data begin register

| Offset: 0x31C |                |                 | Register Name: TCON1_FILL_BEG2_REG |
|---------------|----------------|-----------------|------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:24         | /              | /               | /                                  |
| 23:0          | R/W            | 0               | Fill_Begin                         |

### 33.4.47. TCON1 fill data end register

| Offset: 0x320 |                |                 | Register Name: TCON1_FILL_END2_REG |
|---------------|----------------|-----------------|------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                        |
| 31:24         | /              | /               | /                                  |
| 23:0          | R/W            | 0               | Fill_End                           |

### 33.4.48. TCON1 fill data value register

| Offset: 0x324 |                |                 | Register Name: TCON1_FILL_DATA2_REG |
|---------------|----------------|-----------------|-------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                         |
| 31:24         | /              | /               | /                                   |
| 23:0          | R/W            | 0               | Fill_Value                          |



## 34. TV Encoder

### 34.1 Overview

TV encoder supports SDTV and HDTV output, and the latter up to 1080p.

### 34.2 TV Encoder Register List

| Module Name | Base Address |
|-------------|--------------|
| TVE         | 0x01C0A000   |

| Register Name | Offset | Description   |
|---------------|--------|---|
| TVE_000_REG   | 0x0000 | TV Encoder Enable Register                                |
| TVE_004_REG   | 0x0004 | TV Encoder Configuration Register                         |
| TVE_008_REG   | 0x0008 | TV Encoder DAC Register1                                  |
| TVE_00C_REG   | 0x000C | TV Encoder Notch and DAC Delay Register                   |
| TVE_010_REG   | 0x0010 | TV Encoder chroma frequency Register                      |
| TVE_014_REG   | 0x0014 | TV Encoder Front/Back Porch Register                      |
| TVE_018_REG   | 0x0018 | TV Encoder HD mode VSYNC Register                         |
| TVE_01C_REG   | 0x001C | TV Encoder Line Number Register                           |
| TVE_020_REG   | 0x0020 | TV Encoder Level Register                                 |
| TVE_024_REG   | 0x0024 | TV Encoder DAC Register2                                  |
| TVE_030_REG   | 0x0030 | TV Encoder Auto Detection Enable Register                 |
| TVE_034_REG   | 0x0034 | TV Encoder Auto Detection Interrupt Status Register       |
| TVE_038_REG   | 0x0038 | TV Encoder Auto Detection Status Register                 |
| TVE_03C_REG   | 0x003C | TV Encoder Auto Detection de-bounce Setting Register      |
| TVE_040_REG   | 0x0040 | TV Encoder CSC signed coefficient1 with 9bit fraction     |
| TVE_044_REG   | 0x0044 | TV Encoder CSC signed coefficient2 with 9bit fraction     |
| TVE_048_REG   | 0x0048 | TV Encoder CSC signed coefficient3 with 9bit fraction     |
| TVE_04C_REG   | 0x004C | TV Encoder CSC unsigned coefficient4(integer)             |
| TVE_100_REG   | 0x0100 | TV Encoder Color Burst Phase Reset Configuration Register |
| TVE_104_REG   | 0x0104 | TV Encoder VSYNC Number Register                          |
| TVE_108_REG   | 0x0108 | TV Encoder Notch Filter Frequency Register                |
| TVE_10C_REG   | 0x010C | TV Encoder Cb/Cr Level/Gain Register                      |
| TVE_110_REG   | 0x0110 | TV Encoder Tint and Color Burst Phase Register            |
| TVE_114_REG   | 0x0114 | TV Encoder Burst Width Register                           |





|             |        |  |
|-------------|--------|--|
| TVE_118_REG | 0x0118 | TV Encoder Cb/Cr Gain Register                   |
| TVE_11C_REG | 0x011C | TV Encoder Sync and VBI Level Register           |
| TVE_120_REG | 0x0120 | TV Encoder White Level Register                  |
| TVE_124_REG | 0x0124 | TV Encoder Video Active Line Register            |
| TVE_128_REG | 0x0128 | TV Encoder Video Chroma BW and CompGain Register |
| TVE_12C_REG | 0x012C | TV Encoder Register                              |
| TVE_130_REG | 0x0130 | TV Encoder Re-sync parameters Register           |
| TVE_134_REG | 0x0134 | TV Encoder Slave Parameter Register              |
| TVE_138_REG | 0x0138 | TV Encoder Configuration Register                |
| TVE_13C_REG | 0x013C | TV Encoder Configuration Register                |
| TVE_200_REG | 0x0200 | TV Encoder MacroVision Control Register          |
| TVE_204_REG | 0x0204 | TV Encoder MacroVision N0~N3 Register            |
| TVE_208_REG | 0x0208 | TV Encoder MacroVision N4~N7 Register            |
| TVE_20C_REG | 0x020C | TV Encoder MacroVision N8~N10 Register           |
| TVE_210_REG | 0x0210 | TV Encoder MacroVision N11~N12 Register          |
| TVE_214_REG | 0x0214 | TV Encoder MacroVision N13~N16 Register          |
| TVE_218_REG | 0x0218 | TV Encoder MacroVision N17~N20 Register          |
| TVE_220_REG | 0x0220 | TV Encoder MacroVision Plus Register             |
| TVE_220_REG | 0x0224 | TV Encoder MacroVision AGC and BP plus Register  |
| TVE_230_REG | 0x0230 | TV Encoder WSS Configuration Register            |
| TVE_234_REG | 0x0234 | TV Encoder WSS Line Register                     |
| TVE_238_REG | 0x0238 | TV Encoder WSS Line Level Register               |
| TVE_23C_REG | 0x023C | TV Encoder WSS Frequency Register                |
| TVE_240_REG | 0x0240 | TV Encoder WSS Data1 Register                    |
| TVE_244_REG | 0x0244 | TV Encoder WSS Data2 Register                    |

### 34.3 TV Encoder Register Description

#### 34.4 TV Encoder Enable Register

| Offset: 0x000 |            |             | Register Name: TVE_000_REG                       |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description                                      |
| 31            | R/W        | 0           | <b>Clock_Gate_Dis</b><br>0: enable<br>1: disable |
| 30            | /          | /           | <b>Reserved</b>                                  |
| 29:28         | /          | /           | <b>Reserved</b>                                  |
| 27            | /          | /           | /  |
| 23:20         | /          | /           | /  |



|       |     |   |   |
|-------|-----|---|---|
| 19:16 | R/W | 0 | <b>DAC3_Map</b><br>0: disable<br>1: TV0_DOUT0<br>2: TV0_DOUT1<br>3: TV0_DOUT2<br>4: TV0_DOUT3<br>5: TV1_DOUT0<br>6: TV1_DOUT1<br>7: TV1_DOUT2<br>8: TV1_DOUT3 |
| 15:12 | R/W | 0 | <b>DAC2_Map</b><br>1: TV0_DOUT0<br>2: TV0_DOUT1<br>3: TV0_DOUT2<br>4: TV0_DOUT3<br>5: TV1_DOUT0<br>6: TV1_DOUT1<br>7: TV1_DOUT2<br>8: TV1_DOUT3               |
| 11:8  | R/W | 0 | <b>DAC1 map</b><br>0: disable<br>1: TV0_DOUT0<br>2: TV0_DOUT1<br>3: TV0_DOUT2<br>4: TV0_DOUT3<br>5: TV1_DOUT0<br>6: TV1_DOUT1<br>7: TV1_DOUT2<br>8: TV1_DOUT3 |
| 7:4   | R/W | 0 | <b>DAC0 map</b><br>0: disable<br>1: TV0_DOUT0<br>2: TV0_DOUT1<br>3: TV0_DOUT2<br>4: TV0_DOUT3<br>5: TV1_DOUT0<br>6: TV1_DOUT1<br>7: TV1_DOUT2<br>8: TV1_DOUT3 |
| 3:1   | /   | / | /   |
| 0     | R/W | 0 | <b>TVE_En</b><br>0: disable<br>1: enable  |



|  |  |  |  |
|--|--|--|--|
|  |  |  | Note: Video Encoder enable, default disable, write 1 to take it out of the reset state |
|--|--|--|--|

### 34.4.1 TV Encoder Configuration Register

| Offset: 0x004 |            |             | Register Name: TVE_004_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:29         | /          | /           | /   |
| 28:27         | R/W        | 0           | <b>DAC_Src_Sel</b><br>0: TV Encoder<br>1: LCD controller, override all other TV encoder setting, the DAC clock can from LCD controller.                                     |
| 26            | R/W        | 0           | <b>DAC_Control_Logic_Clock_Sel</b><br>0: Using 27M clock or 74.25M clock depend on CCU setting<br>1: Using 54M clock or 148.5M clock depend on CCU setting                  |
| 25            | R/W        | 0           | <b>Core_Datapath_Logic_Clock_Sel</b><br>0: Using 27M clock or 74.25M clock depend on CCU setting<br>1: Using 54M clock or 148.5M clock depend on CCU setting                |
| 24            | R/W        | 0           | <b>Core_Control_Logic_Clock_Sel</b><br>0: Using 27M clock or 74.25M clock depend on CCU setting<br>1: Using 54M clock or 148.5M clock depend on CCU setting                 |
| 23:21         | /          | /           | /   |
| 20            | R/W        | 0           | <b>Cb_Cr_Seq_For_422_Mode</b><br>0: Cb first<br>1: Cr first   |
| 19            | R/W        | 0           | <b>Input_Chroma_Data_Sampling_Rate_Sel</b><br>0: 4:4:4<br>1: 4:2:2  |
| 18            | R/W        | 0           | <b>YUV_RGB_Output_En</b><br>0: CVBS or/and Y/C<br>1: YUV (or RGB)<br>Note: only apply to SD interlace mode, when in progressive mode, output YPbPr (RGB) only               |
| 17            | R/W        | 0           | <b>YC_En</b><br>0: Y/C is disable<br>1: Y/C enable<br>Note: S-port Video enable Selection.<br>This bit selects whether the S-port(Y/C) video output is enabled or disabled. |
| 16            | R/W        | 1           | <b>CVBS_En</b><br>0 - Composite video is disabled, Only Y/C is enable   |



|       |     |   |   |
|-------|-----|---|---|
|       |     |   | 1 - Composite video is enabled., CVBS and Y/C enable<br>Note:Composite Video enable Selection<br>This bit selects whether the composite video output (CVBS) is enabled or disabled.   |
| 15:10 | /   | / | /   |
| 9     | R/W | 0 | <b>Color_Bar_Type</b><br>0: 75/7.5/75/7.5 (NTSC), 100/0/75/0(PAL)<br>1: 100/7.5/100/7.5(NTSC), 100/0/100/0(PAL)   |
| 8     | R/W | 0 | <b>Color_Bar_Mode</b><br>0: The Video Encoder input is coming from the Display Engineer<br>1: The Video Encoder input is coming from an internal standard color bar generator.<br>Note: Standard Color bar input selection<br>This bit selects whether the Video Encoder video data input is replaced by an internal standard color bar generator or not. |
| 7:5   | /   | / | /   |
| 4     | R/W | 0 | <b>Mode_1080i_1250Line_Sel</b><br>0: 1125 Line mode<br>1: 1250 Line mode  |
| 3:0   | R/W | 0 | <b>TVMode Select</b><br>0000: 480i<br>0001: 576i<br>0010: 480p<br>0011: 576p<br>01xx: Reserved<br>100x: Reserved<br>101x: 720p<br>110x: 1080i<br>111x: 1080p<br>note: changing this register value will cause some relative register setting to relative value.   |

### 34.4.2 TV Encoder DAC Register1

| Offset: 0x008 |            |             | Register Name: TVE_008_REG                            |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:28         | /          | /           | /   |
| 27:25         | /          | /           | /   |
| 24            | R/W        | 1           | <b>DAC_Clock_Invert</b><br>0: not invert<br>1: invert |



|       |     |    |  |
|-------|-----|----|--|
| 23:22 | /   | /  | /  |
| 21:20 | R/W | 10 | <b>DAC_Ref2_Connect3</b><br>00: 0.25<br>01: 0.3<br>10: 0.35<br>11: 0.4<br>Note: ref2 used to detect luma   |
| 19:18 | R/W | 10 | <b>DAC_Ref1_Connect2</b><br>00: 0.6<br>01: 0.65<br>10: 0.7<br>11: 0.75<br>Note: ref1 used to detect chroma   |
| 17:16 | R/W | 11 | <b>Internal_DAC_Mode_Sel</b><br>0: 150ohms terminal mode<br>2: 75 ohms terminal mode<br>3: 37.5 ohms terminal mode                                     |
| 15:13 | R/W | 0  | <b>DAC3_Src_Sel</b><br>000: Composite<br>001: Luma<br>010: Chroma<br>011: Reserved<br>100: Y/Green<br>101: U/Pb/Blue<br>110: V/Pr/Red<br>111: Reserved |
| 12:10 | R/W | 0  | <b>DAC2_Src_Sel</b><br>000: Composite<br>001: Luma<br>010: Chroma<br>011: Reserved<br>100: Y/Green<br>101: U/Pb/Blue<br>110: V/Pr/Red<br>111: Reserved |
| 9:7   | R/W | 0  | <b>DAC1_Src_Sel</b><br>000: Composite<br>001: Luma<br>010: Chroma<br>011: Reserved<br>100: Y/Green<br>101: U/Pb/Blue<br>110: V/Pr/Red                  |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 111: Reserved  |
| 6:4 | R/W | 0 | <b>DAC0_Src_Sel</b><br>000: Composite<br>001: Luma<br>010: Chroma<br>011: Reserved<br>100: Y/Green<br>101: U/Pb/Blue<br>110: V/Pr/Red<br>111: Reserved |
| 3   | R/W | 0 | <b>Internal_DAC3_En</b><br>0:disable<br>1:enable   |
| 2   | R/W | 0 | <b>Internal_DAC2_En</b><br>0:disable<br>1:enable   |
| 1   | R/W | 0 | <b>Internal_DAC1_En</b><br>0:disable<br>1:enable   |
| 0   | R/W | 0 | <b>Internal_DAC0_En</b><br>0:disable<br>1:enable   |

### 34.4.3 TV Encoder Notch and DAC Delay Register

| Offset: 0x00C |                |                 | Register Name: TVE_00C_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31            | R/W            | 0               | <b>Chroma_Filter_Active_Valid</b><br>0: Disable<br>1: Enable                                      |
| 30:25         | /              | /               | /   |
| 24            | R/W            | 0               | <b>HD_Mode_CB_Filter_Bypass</b><br>0: Bypass Enable<br>1: Bypass Disable                          |
| 23            | R/W            | 0-              | <b>HD_Mode_CR_Filter_Bypass</b><br>0: Bypass Enable<br>1: Bypass Disable                          |
| 22            | R/W            | 0               | <b>Chroma_Filter_1_444_En</b><br>0 : Chroma Filter 1 444 Disable<br>1: Chroma Filter 1 444 Enable |
| 21            | R/W            | 0               | <b>Chroma_HD_Mode_Filter_En</b>   |



|       |     |   |   |
|-------|-----|---|---|
|       |     |   | 0 : Chroma HD Filter Disable<br>1: Chroma HD Filter Enable  |
| 20    | R/W | 0 | <b>Chroma_Filter_Stage_1_Bypass</b><br>0 : Chroma Filter stage 1 Enable<br>1: Chroma Filter stage 1 bypass  |
| 19    | R/W | 0 | <b>Chroma_Filter_Stage_2_Bypass</b><br>0 : Chroma Filter stage 2 Enable<br>1: Chroma Filter stage 2 bypass  |
| 18    | R/W | 0 | <b>Chroma_Filter_Stage_3_Bypass</b><br>0 : Chroma Filter stage 3 Enable<br>1: Chroma Filter stage 3 bypass  |
| 17    | R/W | 0 | <b>Luma_Filter_Bypass</b><br>0: Luma Filter Enable<br>1: Luma Filter bypass   |
| 16    | R/W | 1 | <b>Notch_En</b><br>0: The luma notch filter is bypassed<br>1: The luma notch filter is operating<br>Luma notch filter on/off selection<br>Note: This bit selects if the luma notch filter is operating or bypassed.   |
| 15:12 | /   | / | /   |
| 11:9  | R/W | 4 | <b>DAC3_Delay</b><br>000: The DAC3 lags DAC0 by 4 encoder clock cycles<br>001: The DAC3 lags DAC0 by 3 encoder clock cycles<br>010: The DAC3 lags DAC0 by 2 encoder clock cycles<br>011: The DAC3 lags DAC0 by 1 encoder clock cycle<br>100: There is no delay between the DAC0 and DAC3 signals<br>001: The DAC0 lags DAC3 by 1 encoder clock cycle<br>010: The DAC0 lags DAC3 by 2 encoder clock cycles<br>011: The DAC0 lags DAC3 by 3 encoder clock cycles<br>DAC3 and DAC0 paths relative delays (default=4 stages)<br>Relative delay between DAC3 and DAC0 selection.<br>These bits select the relative delay between the DAC3 samples and DAC0 samples. The delay range from 4 encoder clock cycles of DAC3 lagging the DAC0 samples to 3 encoder clock cycles of DAC3 preceding the DAC0 samples. |
| 8:6   | R/W | 4 | <b>DAC2_Delay</b><br>000: The DAC2 lags DAC0 by 4 encoder clock cycles<br>001: The DAC2 lags DAC0 by 3 encoder clock cycles<br>010: The DAC2 lags DAC0 by 2 encoder clock cycles<br>011: The DAC2 lags DAC0 by 1 encoder clock cycle<br>100: There is no delay between the DAC0 and DAC2 signals<br>001: The DAC0 lags DAC2 by 1 encoder clock cycle<br>010: The DAC0 lags DAC2 by 2 encoder clock cycles   |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | <p>011: The DAC0 lags DAC2 by D encoder clock cycles<br/>           DAC2 and DAC0 paths relative delays (default=4 stages)<br/>           Relative delay between DAC2 and DAC0 selection.<br/>           These bits select the relative delay between the DAC2 samples and DAC0 samples. The delay range from 4 encoder clock cycles of DAC2 lagging the DAC0 samples to 3 encoder clock cycles of DAC2 preceding the DAC0 samples.</p>  |
| 5:3 | R/W | 4 | <p><b>DAC1_Delay</b><br/>           000: The DAC1 lags DAC0 by 4 encoder clock cycles<br/>           001: The DAC1 lags DAC0 by 3 encoder clock cycles<br/>           010: The DAC1 lags DAC0 by 2 encoder clock cycles<br/>           DAC1 and DAC0 paths relative delays (default=4 stages)<br/>           Relative delay between DAC1 and DAC0 selection.<br/>           These bits select the relative delay between the DAC1 samples and DAC0 samples. The delay range from 4 encoder clock cycles of DAC1 lagging the DAC0 samples to 3 encoder clock cycles of DAC1 preceding the DAC0 samples.</p> <p>011: The DAC1 lags DAC0 by 1 encoder clock cycle<br/>           100: There is no delay between the DAC1 and DAC0 signals<br/>           001: The DAC0 lags DAC1 by 1 encoder clock cycle<br/>           010: The DAC0 lags DAC1 by 2 encoder clock cycles<br/>           011: The DAC0 lags DAC1 by D encoder clock cycles</p> |
| 2:0 | R/W | 4 | <p><b>YC_Delay</b><br/>           luma and chroma paths relative delays (default=4 stages)<br/>           Relative delay between U/V and Y selection.<br/>           These bits select the relative delay between the U and V samples and Y samples. The delay range from 4 encoder clock cycles of Y lagging the U and V samples to 3 encoder clock cycles of Y preceding the U and V samples.</p> <p>000: The Y lags C by 4 encoder clock cycles<br/>           001: The Y lags C by 3 encoder clock cycles<br/>           010: The Y lags C by 2 encoder clock cycles<br/>           011: The Y lags C by 1 encoder clock cycle<br/>           100: There is no delay between the Y and C signals<br/>           101: The C lags Y by 1 encoder clock cycle<br/>           110: The C lags Y by 2 encoder clock cycles<br/>           111: The C lags Y by 3 encoder clock cycles</p>   |

### 34.4.4 TV Encoder chroma frequency Register

|                      |              |                |                                   |
|----------------------|--------------|----------------|-----------------------------------|
| <b>Offset: 0x010</b> |              |                | <b>Register Name: TVE_010_REG</b> |
| <b>Bit</b>           | <b>Read/</b> | <b>Default</b> | <b>Description</b>                |





|      | Write | /Hex     |  |
|------|-------|----------|--|
| 31:0 | R/W   | 21f07c1f | <b>Chroma_Freq</b><br>Specify the ratio between the color burst frequency. 32 bit unsigned fraction. Default value is h21f07c1f, which is compatible with NTSC specs.<br>3.5795455MHz (X'21F07C1F'): NTSC-M, NTSC-J<br>4.43361875 MHz(X'2A098ACB'): PAL-B, D, G, H,I, N<br>3.582056 MHz (X'21F69446'): PAL-N(Argentina)<br>3.579611 MHz (X'21E6EFE3'): PAL-M |

### 34.4.5 TV Encoder Front/Back Porch Register

| Offset: 0x014 |            |              | Register Name: TVE_014_REG   |
|---------------|------------|--------------|--|
| Bit           | Read/Write | Default /Hex | Description  |
| 31:25         | /          | /            | /  |
| 24:16         | R/W        | 76           | <b>Back_Porch</b><br>Specify the width of the back porch in encoder clock cycles. Min value is ( <b>burst_width+breeze_way+17</b> ). 8 bit unsigned integer. Default value is 118<br>720p mode, is 260<br>1080i/p mode, is 192 |
| 15:12         | /          | /            | /  |
| 11:0          | R/W        | 20           | <b>Front_Porch</b><br>must be even<br>specify the width of the front porch in encoder clock cycles. 6 bit unsigned even integer. Allowed range is 10 to 62. Default value is 32<br>in 1080i mode is 44                         |

### 34.4.6 TV Encoder HD mode VSYNC Register

| Offset: 0x018 |            |              | Register Name: TVE_018_REG                      |
|---------------|------------|--------------|---|
| Bit           | Read/Write | Default /Hex | Description                                     |
| 31:28         | /          | /            | /   |
| 27:16         | R/W        | 0            | <b>Broad_Plus_Cycle_Number_In_HD_Mode_VSYNC</b> |
| 15:12         | /          | /            | /   |
| 11:0          | R/W        | 16           | <b>Front_Porch_Like_In_HD_Mode_VSYNC</b>        |



### 34.4.7 TV Encoder Line Number Register

| Offset: 0x01C |            |             | Register Name: TVE_01C_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | 16          | <p><b>First_Video_Line</b></p> <p>Specify the index of the first line in a field/frame to have active video. 8 bit unsigned integer.</p> <p>For interlaced video: When VSync5=B'0', FirstVideoLine is restricted to be greater than 7. When VSync5=B'1', FirstVideoLine is restricted to be greater than 9. Default value is 21.</p>   |
| 15:11         | /          | /           | /  |
| 10:0          | R/W        | 20D         | <p><b>Num_Lines</b></p> <p>Specify the total number of lines in a video frame. 11 bit unsigned integer. Allowed range is 0 to 2048. Default value is 525.</p> <p>For interlaced video: When NTSC, and FirstVideoLine is greater than 20, then NumLines is restricted to be greater than <math>2*(FirstVideoLine+18)</math>. When NTSC, and FirstVideoLine is not greater than 20, then NumLines is restricted to be greater than 77. When PAL, and FirstVideoLine is greater than 22, then NumLines is restricted to be greater than <math>2*(FirstVideoLine+18)</math>. When PAL, and FirstVideoLine is not greater than 22, then NumLines is restricted to be greater than 81.</p> <p>If NumLines is even, then it is restricted to be divisible by 4. If NumLines is odd, then it is restricted to be divisible by 4 with a remainder of 1.</p> |

### 34.4.8 TV Encoder Level Register

| Offset: 0x020 |            |             | Register Name: TVE_020_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:26         | /          | /           | /  |
| 25:16         | R/W        | 0F0         | <p><b>Blank_Level</b></p> <p>Specify the blank level setting for active lines. 10 bit unsigned integer. Allowed range 0 to 1023. Default value is hexF0(dec240).</p> |
| 15:10         | /          | /           | /  |
| 9:0           | R/W        | 11a         | <p><b>Black_Level</b></p> <p>Specify the black level setting. 10 bit unsigned integer. Allowed range is 240 to 1023. Default value is 282</p>                        |



### 34.4.9 TV Encoder DAC Register2

| Offset: 0x024 |                |                 | Register Name: TVE_024_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:29         | /              | /               | /   |
| 28:24         | R/W            | 0000            | <b>Internal_DAC3_Amplitude_Control</b><br>00000:smallest<br>11111:biggest |
| 23:21         | /              | /               | /   |
| 20:16         | R/W            | 0000            | <b>Internal_DAC2_Amplitude_Control</b><br>00000:smallest<br>11111:biggest |
| 15:13         | /              | /               | /   |
| 12:8          | R/W            | 0000            | <b>Internal_DAC1_Amplitude_Control</b><br>00000:smallest<br>11111:biggest |
| 7:5           | /              | /               | /   |
| 4:0           | R/W            | 0000            | <b>Internal_DAC0_Amplitude_Control</b><br>00000:smallest<br>11111:biggest |

### 34.4.10 TV Encoder Auto Detection Enable Register

| Offset: 0x030 |                |                 | Register Name: TVE_030_REG           |
|---------------|----------------|-----------------|--------------------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                          |
| 31:20         | /              | /               | /                                    |
| 19            | R/W            | 0               | <b>DAC3_Auto_Detect_Interrupt_En</b> |
| 18            | R/W            | 0               | <b>DAC2_Auto_Detect_Interrupt_En</b> |
| 17            | R/W            | 0               | <b>DAC1_Auto_Detect_Interrupt_En</b> |
| 16            | R/W            | 0               | <b>DAC0_Auto_Detect_Interrupt_En</b> |
| 15:4          | /              | /               | /                                    |
| 3             | R/W            | 0               | <b>DAC3_Auto_Detect_Enable</b>       |
| 2             | R/W            | 0               | <b>DAC2_Auto_Detect_Enable</b>       |
| 1             | R/W            | 0               | <b>DAC1_Auto_Detect_Enable</b>       |
| 0             | R/W            | 0               | <b>DAC0_Auto_Detect_Enable</b>       |



### 34.4.11 TV Encoder Auto Detection Interrupt Status Register

| Offset: 0x034 |            |             | Register Name: TVE_034_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:4          | /          | /           | /  |
| 3             | R/W        | 0           | <b>DAC3_Auto_Detect_Interrupt_Active_Flag</b><br>write 1 to inactive DAC3 auto detection interrupt |
| 2             | R/W        | 0           | <b>DAC2_Auto_Detect_Interrupt_Active_Flag</b><br>write 1 to inactive DAC2auto detection interrupt  |
| 1             | R/W        | 0           | <b>DAC1_Auto_Detect_Interrupt_Active_Flag</b><br>write 1 to inactive DAC1 auto detection interrupt |
| 0             | R/W        | 0           | <b>DAC0_Auto_Detect_Interrupt_Active_Flag</b><br>write 1 to inactive DAC0 auto detection interrupt |

### 34.4.12 TV Encoder Auto Detection Status Register

| Offset: 0x038 |            |             | Register Name: TVE_038_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:26         | /          | /           | /   |
| 25:24         | R/W        | 0           | <b>DAC3_Status</b><br>00: Unconnected<br>01: Connected<br>11: Short to ground<br>10: Reserved |
| 23:18         | /          | /           | /   |
| 17:16         | R/W        | 0           | <b>DAC2_Status</b><br>00: Unconnected<br>01: Connected<br>11: Short to ground<br>10: Reserved |
| 15:10         | /          | /           | /   |
| 9:8           | R/W        | 0           | <b>DAC1_Status</b><br>00: Unconnected<br>01: Connected<br>11: Short to ground<br>10: Reserved |
| 7:2           | /          | /           | /   |



|     |     |   |   |
|-----|-----|---|---|
| 1:0 | R/W | 0 | <b>DAC0_Status</b><br>00: Unconnected<br>01: Connected<br>11: Short to ground<br>10: Reserved |
|-----|-----|---|---|

### 34.4.13 TV Encoder Notch Filter Frequency Register

| Offset: 0x108 |            |             | Register Name: TVE_108_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:3          | /          | /           | /   |
| 2:0           | R/W        | 2           | <b>Notch_Freq</b><br>Luma notch filter center frequency selection<br>These bits select the luma notch filter (which is a band-reject filter) center frequency. In two of the selections, the filter width affects also the selection of the center frequency.<br>000: 1.1875<br>001: 1.1406<br>010: 1.0938 when notch_wide value is B'1' (this selection is proper for CCIR-NTSC), or 1.0000 when notch_wide value is B'0'<br>011: 0.9922. This selection is proper for NTSC with square pixels<br>100: 0.9531. This selection is proper for PAL with square pixel<br>101: 0.8359 when notch_wide value is B'1' (this selection is proper for CCIR-PAL), or 0.7734 when notch_wide value is B'0'<br>110: 0.7813<br>111: 0.7188<br>Default value is B'010' |

### 34.4.14 TV Encoder Cb/Cr Level/Gain Register

| Offset: 0x10C |            |             | Register Name: TVE_10C_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:16         | /          | /           | /   |
| 15:8          | R/W        | 0           | <b>Cr_Burst_Level</b><br>Specify the amplitude of the Cr burst. 8 bit 2's complement integer. Allowed range is (-127) to 127. Default value is 0. |
| 7:0           | R/W        | 3C          | <b>Cb_Burst_Level</b><br>Specify the amplitude of the Cb burst. 8 bit 2's complement integer. Allowed range is (-127) to 127. Default value is 60 |



### 34.4.15 TV Encoder Tint and Color Burst Phase Register

| Offset: 0x110 |            |             | Register Name: TVE_110_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | /          | /           | /  |
| 23:16         | R/W        | 0           | <b>Tint</b><br>Specify the tint adjustment of the chroma signal for CVBS and Y/C outputs. The adjustment is effected by setting the sub-carrier phase to the value of this parameter. 8.8 bit unsigned fraction. Units are cycles of the color burst frequency. Default value is 0.  |
| 15:8          | /          | /           | /  |
| 7:0           | R/W        | 0           | <b>Chroma_Phase</b><br>Specify the color burst initial phase (ChromaPhase). 8.8 bit unsigned fraction. Units are cycles of the color burst frequency. Default value is X'00'. The color burst is set to this phase at the first <b>HSYNC</b> and then reset to the same value at further <b>HSYNCS</b> as specified by the CPhaseRset bits of the EncConfig5 parameter (see above) |

### 34.4.16 TV Encoder Burst Width Register

| Offset: 0x114 |            |             | Register Name: TVE_114_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:24         | R/W        | 58          | <b>Back_Porch</b><br><b>Breezeway like in HD mode VSync</b><br>720p mode, is 220<br>2080i/p mode is 88(default)  |
| 23            | /          | /           | /  |
| 22:16         | R/W        | 16          | <b>Breezeway</b><br>Must be even<br>Specify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31. Default value is 22<br>In 1080i mode, is 44<br>In 1080p mode, is 44<br>In 720p mode, is 40 |
| 15            | /          | /           | /  |
| 14:8          | R/W        | 44          | <b>Burst_Width</b><br>Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. Default value is 68.<br>In hd mode, ignored   |



|     |     |    |  |
|-----|-----|----|--|
| 7:0 | R/W | 7E | <b>HSync_Width</b><br>Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.<br><br>In 720p mode, is 40<br><br>In 1080i/p mode, is 44 |
|-----|-----|----|--|

### 34.4.17 TV Encoder Cb/Cr Gain Register

|                      |                   |                    |   |
|----------------------|-------------------|--------------------|---|
| <b>Offset: 0x118</b> |                   |                    | <b>Register Name: TVE_118_REG</b>   |
| <b>Bit</b>           | <b>Read/Write</b> | <b>Default/Hex</b> | <b>Description</b>  |
| 31:16                | /                 | /                  | /   |
| 15:8                 | R/W               | 89                 | <b>Cr_Gain</b><br>Specify the Cr color gain. 8 bit unsigned fraction. Default value is 139  |
| 7:0                  | R/W               | 89                 | <b>Cb_Gain</b><br>Specify the Cb color gain. 8 bit unsigned fraction. Default value is 139. |

### 34.4.18 TV Encoder Sync and VBI Level Register

|                      |                   |                    |  |
|----------------------|-------------------|--------------------|--|
| <b>Offset: 0x11C</b> |                   |                    | <b>Register Name: TVE_11C_REG</b>  |
| <b>Bit</b>           | <b>Read/Write</b> | <b>Default/Hex</b> | <b>Description</b>   |
| 31:26                | /                 | /                  | /  |
| 25:16                | R/W               | 48                 | <b>Sync_Level</b><br>Specify the sync pulse level setting. 8 bit unsigned integer. Allowed range is 0 to ABlankLevel-1 or VBlankLevel-1 (whichever is smaller). Default value is 72. |
| 15:10                | /                 | /                  | /  |
| 9:0                  | R/W               | 128                | <b>VBlank_Level</b><br>Specify the blank level setting for non active lines. 10 bit unsigned integer. Allow range 0 to 1023. Default value is hex128(dec296)                         |

### 34.4.19 TV Encoder White Level Register

|                      |                   |                    |                                   |
|----------------------|-------------------|--------------------|-----------------------------------|
| <b>Offset: 0x120</b> |                   |                    | <b>Register Name: TVE_120_REG</b> |
| <b>Bit</b>           | <b>Read/Write</b> | <b>Default/Hex</b> | <b>Description</b>                |



|       |     |     |  |
|-------|-----|-----|--|
| 31:26 | /   | /   | /  |
| 25:16 | R/W | 1e8 | <b>HD_Sync_Breezeway_Level</b><br>Specify the breezeway level setting. 10 bit unsigned integer. Allowed range is 0 to 1023. Default value is 1e8.  |
| 15:10 | /   | /   | /  |
| 9:0   | R/W | 320 | <b>White_Level</b><br>Specify the white level setting. 10 bit unsigned integer. Allowed range is black_level+1 or vbi_blank_level +1 (whichever is greater) to 1023. Default value is 800. |

### 34.4.20 TV Encoder Video Active Line Register

| Offset: 0x124 |                |                 | Register Name: TVE_124_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/<br>Write | Default<br>/Hex | Description   |
| 31:12         | /              | /               | /   |
| 11:0          | R/W            | 5A0             | <b>Active_Line</b><br>Specify the width of the video line in encoder clock cycles. 12 bit unsigned multiple of 4 integer. Allowed range is 0 to 4092 Default value is 1440. |

### 34.4.21 TV Encoder Video Chroma BW and CompGain Register

| Offset: 0x128 |                |                 | Register Name: TVE_128_REG   |
|---------------|----------------|-----------------|--|
| Bit           | Read/<br>Write | Default<br>/Hex | Description  |
| 31:18         | /              | /               | /  |
| 17:16         | R/W            | 00              | <b>Chroma_BW</b><br>Chroma filter bandwidth selection<br>This bit specifies whether the bandwidth of the chroma filter is:<br>0- Narrow width, 0.7MHz<br>1- Wide width 1.2MHz.<br>2- Extra width 1.8MHz<br>3- Ultra width 2.5MHz<br>Default is 0.6MHz(value 0) |
| 15:2          | /              | /               | /  |
| 1:0           | R/W            | 0               | <b>Comp_Ch_Gain</b><br>Chroma gain selection for the composite video signal.<br>These bits specify the gain of the chroma signal for composing with the luma signal to generate the composite video signal: 100% (B'00'),                                      |





|  |  |  |  |
|--|--|--|--|
|  |  |  | 75% (B'11'), 50% (B'10') or 25% (B'01'). |
|--|--|--|--|

### 34.4.22 TV Encoder Register

| Offset: 0x12C |            |             | Register Name: TVE_12C_REG  |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31:9          | /          | /           | /   |
| 8             | R/W        | 0           | <b>Notch_Width</b><br>Luma notch filter width selection<br>This bit selects the luma notch filter (which is a band-reject filter) width.<br>0: Narrow<br>1: Wide  |
| 7:1           | /          | /           | /   |
| 0             | R/W        | 0           | <b>Comp_YUV_En</b><br>This bit selects if the components video output are the RGB components or the YUV components.<br>0: The three component outputs are the RGB components.<br>1: The three component outputs are the YUV components, (i.e. the color conversion unit is by-passed) |

### 34.4.23 TV Encoder Re-sync parameters Register

| Offset: 0x130 |            |             | Register Name: TVE_130_REG                                      |
|---------------|------------|-------------|---|
| Bit           | Read/Write | Default/Hex | Description   |
| 31            | R/W        | 0           | <b>Re_Sync_Field</b>  |
| 30            | R/W        | 0           | <b>Re_Sync_Dis</b><br>0 – Re-Sync Enable<br>1 – Re-Sync Disable |
| 29:27         | /          | /           | /   |
| 26:16         | R/W        | 0           | <b>Re_Sync_Line_Num</b>   |
| 15:11         | /          | /           | /   |
| 10:0          | R/W        | 0           | <b>Re_Sync_Pixel_Num</b>  |

### 34.4.24 TV Encoder Slave Parameter Register

| Offset: 0x134 |            |         | Register Name: TVE_134_REG |
|---------------|------------|---------|----------------------------|
| Bit           | Read/Write | Default | Description                |



|      | Write | /Hex |  |
|------|-------|------|--|
| 31:9 | /     | /    | /  |
| 8    | R/W   | 0    | <b>Slave_Thresh</b><br>Horizontal line adjustment threshold selection<br>This bit selects whether the number of lines after which the Video Encoder starts the horizontal line length adjustment is slave mode is 0 or 30.<br>0 – Number of lines is 0<br>1 – Number of lines is 30<br>Default values is 0 |
| 7:1  | /     | /    | /  |
| 0    | R/W   | 0    | <b>Slave_Mode</b><br>Slave mode selection<br>This bit selects whether the Video Encoder is sync slave, partial slave or sync master. Should be set to B'0'.<br>0: The Video Encoder is not a full sync slave (i.e. it is a partial sync slave or a sync master)<br>1: Reserved                             |

### 34.4.25 TV Encoder Configuration Register

| Offset: 0x138 |            |             | Register Name: TVE_138_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:9          | /          | /           | /  |
| 8             | R/W        | 0           | <b>Invert_Top</b><br>Field parity input signal (top_field) polarity selection.<br>This bit selects whether the top field is indicated by a high level of the field parity signal or by the low level. The bit is applicable both when the Video Encoder is the sync master and when the Video Encoder is the sync slave<br>0: Top field is indicated by low level<br>1: Top field is indicated by high level |
| 7:1           | /          | /           | /  |
| 0             | R/W        | 0           | <b>UV_Order</b><br>This bit selects if the sample order at the chroma input to the Video Encoder is Cb first (i.e. Cb 0 Cr 0 Cb 1 Cr 1) or Cr first (i.e. Cr 0 Cb 0 Cr 1 Cb 1).<br>0: The chroma sample input order is Cb first<br>1: The chroma sample input order is Cr first  |



### 34.4.26 TV Encoder Configuration Register

| Offset: 0x13C |            |             | Register Name: TVE_13C_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:27         | /          | /           | /  |
| 26:24         | R/W        | 0           | <p><b>RGB_Sync</b></p> <p>R, G and B signals sync embedding selection.</p> <p>These bits specify whether the sync signal is added to each of the R, G and B components (B'1') or not (B'0'). Bit [26] specify if the R signal have embedded syncs, bit [25] specify if the G signal have embedded syncs and bit [24] specify if the B signal have embedded syncs. When comp_yuv is equal to B'1', these bits are N.A. and should be set to B'000'. When the value is different from B'000', RGBSetup should be set to B'1'</p> |
| 23:17         | /          | /           | /  |
| 16            | R/W        | 0           | <p><b>RGB_Setup</b></p> <p>“Set-up” enable for RGB outputs.</p> <p>This bit specifies if the “set-up” implied value (black_level – blank_level) specified for the CVBS signal is used also for the RGB signals.</p> <p>0: The “set-up” is not used, or N.A. i.e. comp_yuv is equal to B'1'.</p> <p>1: The implied “set-up” is used for the RGB signals</p>   |
| 15:1          | /          | /           | /  |
| 0             | R/W        | 0           | <p><b>Bypass_YClamp</b></p> <p>Y input clamping selection</p> <p>This bit selects whether the Video Encoder Y input is clamped to 64 to 940 or not. When not clamped the expected range is 0 to 1023. The U and V inputs are always clamped to the range 64 to 960.</p> <p>0: The Video Encoder Y input is clamped</p> <p>1: The Video Encoder Y input is not clamped</p>  |

### 34.4.27 TV Encoder MacroVision Control Register

| Offset: 0x200 |            |             | Register Name: TVE_200_REG   |
|---------------|------------|-------------|--|
| Bit           | Read/Write | Default/Hex | Description  |
| 31:9          | /          | /           | /  |
| 8             | R/W        | 0           | <p><b>Sys625</b></p> <p>Macrovision timing parameters selection.</p> <p>This bit selects whether the timing parameters used by the Macrovision function are like those specified for PAL or those specified for NTSC</p> |



|     |     |   |   |
|-----|-----|---|---|
|     |     |   | 0: Macrovision timing parameters are like those of NTSC<br>1: Macrovision timing parameters are like those of PAL |
| 7:1 | /   | / | /   |
| 0   | R/W | 1 | MV disable  |

### 34.4.28 TV Encoder MacroVision N0~N3 Register

| Offset: 0x204 |                |                 | Register Name: TVE_204_REG |
|---------------|----------------|-----------------|----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                |
| 31:30         | /              | /               | /                          |
| 29:24         | R/W            | 0               | MacroVision N3             |
| 23            | /              | /               | /                          |
| 22:16         | R/W            | 0               | MacroVision N2             |
| 15:14         | /              | /               | /                          |
| 13:8          | R/W            | 0               | MacroVision N1             |
| 7:0           | R/W            | 0               | MacroVision N0             |

### 34.4.29 TV Encoder MacroVision N4~N7 Register

| Offset: 0x208 |                |                 | Register Name: TVE_208_REG |
|---------------|----------------|-----------------|----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                |
| 31:26         | /              | /               | /                          |
| 25:24         | R/W            | 0               | MacroVision N7             |
| 23:19         | /              | /               | /                          |
| 18:16         | R/W            | 0               | MacroVision N6             |
| 15:11         | /              | /               | /                          |
| 10:8          | R/W            | 0               | MacroVision N5             |
| 7             | /              | /               | /                          |
| 6:0           | R/W            | 0               | MacroVision N4             |

### 34.4.30 TV Encoder MacroVision N8~N10 Register

| Offset: 0x20C |                |                 | Register Name: TVE_20C_REG |
|---------------|----------------|-----------------|----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                |
| 31:22         | /              | /               | /                          |
| 21:16         | R/W            | 0               | MacroVision N10            |



|       |     |   |                |
|-------|-----|---|----------------|
| 15:14 | /   | / | /              |
| 13:8  | R/W | 0 | MacroVision N9 |
| 7:6   | /   | / | /              |
| 5:0   | R/W | 0 | MacroVision N8 |

### 34.4.31 TV Encoder MacroVision N11~N12 Register

| Offset: 0x210 |                |                 | Register Name: TVE_210_REG |
|---------------|----------------|-----------------|----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                |
| 31            | /              | /               | /                          |
| 30:16         | R/W            | 0               | MacroVision N12            |
| 15            | /              | /               | /                          |
| 14:0          | R/W            | 0               | MacroVision N11            |

### 34.4.32 TV Encoder MacroVision N13~N16 Register

| Offset: 0x214 |                |                 | Register Name: TVE_214_REG |
|---------------|----------------|-----------------|----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                |
| 31:25         | /              | /               | /                          |
| 24            | R/W            | 0               | MacroVision N16            |
| 23:16         | R/W            | 0               | MacroVision N15            |
| 15:8          | R/W            | 0               | MacroVision N14            |
| 7:0           | R/W            | 0               | MacroVision N13            |

### 34.4.33 TV Encoder MacroVision N17~N20 Register

| Offset: 0x218 |                |                 | Register Name: TVE_218_REG |
|---------------|----------------|-----------------|----------------------------|
| Bit           | Read/<br>Write | Default<br>/Hex | Description                |
| 31:27         | /              | /               | /                          |
| 26:24         | R/W            | 0               | MacroVision N7             |
| 23:20         | /              | /               | /                          |
| 19:16         | R/W            | 0               | MacroVision N6             |
| 15:12         | /              | /               | /                          |
| 11:8          | R/W            | 0               | MacroVision N5             |
| 7:4           | /              | /               | /                          |
| 3:0           | R/W            | 0               | MacroVision N4             |



## 35. Mixer Processor (MP)

### 35.1. Overview

MP is a 2D graphics engine of high performance, and 2D image can be widely customized due to its high flexibility in configuration.

- Support Color format
  - ARGB 8888/4444/1555
  - RGB565
  - MONO 1/2/4/8 bpp
  - Palette 1/2/4/8 bpp (input only)
  - 22/420
- Any format convert function
- Buffer block size
  - Up to 8192\*8192 pixels
- Support Memory scan order option
- Support Clipping
- ROP2
  - Line / Rectangle / Point
  - Block fill
- ROP3
  - BitBLT
  - PatBLT
  - StretchBLT
- ROP4
  - MaskBLT
- Rotation 90/180/270 degree
- Support Mirror
- Alpha blending
  - Plane & Pixel alpha support
  - Output alpha configurable support
- Support Color key
- Scaling
  - 4\*4 taps
  - 32 phase
- Support Color space convert

### 35.2. Block Diagram




Figure35-1 MP General Diagram


### 35.3. MP Description

#### 35.3.1.Data Mode

There are 4 input data channel and 3 output data channel in MP, the data mixing application will be realized through the input and output data mode of configuration.

#### 35.3.2.Rotation and mirroring control

Each input DMA channel can be realized rotation and mirror operation function, total 8 operation according 8 control code, refer to the following diagram.









Control code:

Normal

A

X

Y



Control code:





AXY

AY

XY

AX

### 35.3.3.Memory scan order



Source copy to destination  
Memory scan order illustration

### 35.3.4.Color space converter

Conversion algorithm formula:

|  |  |
|--|--|
| $R =$<br>$(R \text{ Y component coefficient} * Y) +$<br>$(R \text{ U component coefficient} * U) +$<br>$(R \text{ V component coefficient} * V) +$ | $Y =$<br>$(Y \text{ R component coefficient} * R) +$<br>$(Y \text{ G component coefficient} * G) +$<br>$(Y \text{ B component coefficient} * B) +$ |
|--|--|






|   |   |
|---|---|
| <p>R constant</p> <p>G =</p> <p>(G Y component coefficient * Y) +</p> <p>(G U component coefficient * U) +</p> <p>(G V component coefficient * V) +</p> <p>G constant</p> <p>B =</p> <p>(B Y component coefficient * Y) +</p> <p>(B U component coefficient * U) +</p> <p>(B V component coefficient * V) +</p> <p>B constant</p> | <p>Y constant</p> <p>U =</p> <p>(U R component coefficient * R) +</p> <p>(U G component coefficient * G) +</p> <p>(U B component coefficient * B) +</p> <p>U constant</p> <p>V =</p> <p>(V R component coefficient * R) +</p> <p>(V G component coefficient * G) +</p> <p>(V B component coefficient * B) +</p> <p>V constant</p> |
|---|---|

### 35.3.5.Formatter

In MP ALU, include Color space converter, ROP module, Alpha/Color key module, scaler etc, all logic operation is based 32 bits ARGB format.



Input formatter rule ( The high significant bits fill rule )


ARGB4444 to ARGB8888

ARGB1555 to ARGB8888

RGB565 to ARGB8888

MONO1/2/4/8bpp to ARGB8888

----MONO to ARGB mode, each A/R/G/B channel is same.



**Input Formatter Rule**

**Output formatter rule**


ARGB8888 to ARGB4444

ARGB8888 to ARGB1555

ARGB8888 to RGB565

( The low significant bits cut rule )

Above the transform mode, the low significant bits will be cut off, if the round function is enabled, reference the following illustration.



**Output Formatter**

**Round Rule illustration**


ARGB8888 to MONO1/2/4/8bpp

In this mode, the color space converter 2 should be enabled, the output channel 0 ( Y component ) data will be write back. Reference the “Output data mode and output data ports mapping” of “Output control register”.

YUV444 to YUV422




- Enable CSC2
- Ignore Y component
- UV component use linear interpolation in x direction
- UV component ignore y direction



The UV component output formatter rule of YUV444 to YUV422

YUV444 to YUV411


- Enable CSC2
- Ignore Y component
- UV component use linear interpolation in x direction
- UV component ignore y direction



The UV component output formatter rule of YUV444 to YUV411


YUV444 to YUV420

- Enable CSC2
- Ignore Y component
- UV component use linear interpolation in x direction
- UV component ignore y direction
- The input UV component odd line will be thrown away



The UV component output formatter rule of YUV444 to YUV420


### 35.3.6.ROP



### ROP Diagram

#### ROP node

There are many nodes in ROP module, each node can realize some independent function according control table register . Reference the ROP diagram, following is the respective node diagram.



ROP node define

### 35.3.7.Alpha / Color key

#### Alpha blending

Alpha blending is a convex combination of two colors allowing for transparency effects in computer graphics. The value of alpha in the color code ranges from 0.0 to 1.0, where 0.0 represents a fully transparent color, and 1.0 represents a fully opaque color.

In the MP:

If setting the alpha register value (ARV) = 0B xxxxxxxx (8 bit value)

In the alpha / color key ALU, the ARV will be transform another value for actual calculation. The value represent with ARV'.


If ARV = 0

Then ARV' = 0

If ARV != 0

Then ARV' = ARV + 1

Then the alpha value (A) = ARV'/256



In the above diagram, layer A and layer B are from ROP module or input DMA channel 3.

The priority of layer A is higher than layer B

The alpha value of layer A :  $A_a$

The alpha value of layer B:  $A_b$

The RGB value of layer A :  $R_a, G_a, B_a$

The RGB value of layer B :  $R_b, G_b, B_b$

The alpha value of layer A fill color :  $A_{fa}$

The alpha value of layer B fill color:  $A_{fb}$

The RGB value of layerA fill color :  $R_{fa}, G_{fa}, B_{fa}$

The RGB value of layerB fill color :  $R_{fb}, G_{fb}, B_{fb}$

In the only layer A area:

$$R = R_a * A_a + R_{fb} * (A_{fb}) * (1 - A_a)$$

$$G = G_a * A_a + G_{fb} * (A_{fb}) * (1 - A_a)$$

$$B = B_a * A_a + B_{fb} * (A_{fb}) * (1 - A_a)$$

In the only layer B area:

$$R = R_b * A_b + R_{fa} * (A_{fa}) * (1 - A_b)$$

$$G = G_b * A_b + G_{fa} * (A_{fa}) * (1 - A_b)$$

$$B = B_b * A_b + B_{fa} * (A_{fa}) * (1 - A_b)$$

In the overlapping area:

$$R = R_a * A_a + R_b * (A_b) * (1-A_a)$$

$$G = G_a * A_a + G_b * (A_b) * (1-A_a)$$

$$B = B_a * A_a + B_b * (A_b) * (1-A_a)$$


In the fill color area:

$$R = R_{fa} * A_{fa} + R_{fb} * (A_{fb}) * (1-A_{fa})$$

$$G = G_{fa} * A_{fa} + G_{fb} * (A_{fb}) * (1-A_{fa})$$

$$B = B_{fa} * A_{fa} + B_{fb} * (A_{fb}) * (1-A_{fa})$$


Color key



Color Key Theory Block

In MP, the process of color key will be done in Alpha Blender/Color key module. 2 channels data will be processed at the same coordinate of screen. If the color key function is enabled, the higher priority channel will match another channel.

See the following Diagram



The priority of layer A is higher than layer B



The alpha value of layer A : A\_a

The alpha value of layer B: A\_b

The RGB value of layer A : R\_a, G\_a, B\_a

The RGB value of layer B : R\_b, G\_b, B\_b

The alpha value of layer A fill color : A\_fa

The alpha value of layer B fill color: A\_fb

The RGB value of layerA fill color : R\_fa, G\_fa, B\_fa

The RGB value of layerB fill color : R\_fb, G\_fb, B\_fb

In none matching area:

As same as normal alpha blending process

In matching area:

Layer A match layer B because of the higher priority of layer A.

$$R = R_a * A_a + R_{fb} * (A_{fb}) * (1 - A_a)$$

$$G = G_a * A_a + G_{fb} * (A_{fb}) * (1 - A_a)$$

$$B = B_a * A_a + B_{fb} * (A_{fb}) * (1 - A_a)$$

### 35.3.8. Scaling

UV channel pre-scaling

If the input data format is YUV422 or YUV411 or YUV420, the UV component will be pre-scaling, the output data will be YUV444 by the pre-scaling transition. So the color space convert 0 and color space convert 1 always receive the YUV444 format data.


Pre-scaling rule: ( The following P0.....Pn means the U or V component of pixels )

YUV422

----Ignore Y component

----UV component use linear interpolation in x direction

----UV component ignore y direction




The UV component pre-scaling rule of YUV422 to YUV444





### YUV 411


- Ignore Y component
- UV component use linear interpolation in x direction
- UV component ignore y direction



The UV component pre-scaling rule of YUV411 to YUV444

### YUV420

- Ignore Y component
- UV component use linear interpolation in x direction
- UV component ignore y direction
- The output UV component odd line always copy last even line



The UV component pre-scaling rule of YUV420 to YUV444

If the source data format is YUV420, the number 2n and number 2n+1 of output line is same because of using nearest neighbor interpolation in y direction.

### Scaler kernel algorithm

Re-sampling is used for generating the output pixels

Up-sampling is the process of inserting new data samples between original data samples to increase the sampling rate.

Down-sampling is the process of reducing the sampling rate by removing or throwing away original data samples.



In order to generate the output pixels, first need relate the output grid to the input grid. Scaling is a pixel transformation in which an array of output pixels is generated from an array of input pixels. The value of each pixel on the output pixel grid is calculated from the values of its adjacent pixels on the input grid. To find these adjacent pixels, need overlay the output grid on the input grid and align the starting pixels, X0Y0, of the two grids. To identify the adjacent input pixels for a given output pixel, you divide the output pixel X (pixel number along the output line) and Y (pixel line number within window) by their corresponding scaling factors:

$$X_{out} = X_{in} / (\text{horizontal scaling factor})$$

where: horizontal scaling factor = input width / output width


$$Y_{out} = Y_{in} / (\text{vertical scaling factor})$$

where: vertical scaling factor = input height / output height


Note that the resulting  $X_{in}$  and  $Y_{in}$  values will be real numbers because the output pixels will usually fall between the input pixels. The fractional portion indicates the fractional distance to the next pixel. To calculate the output pixel value, you use the value for the nearest pixel to the left and above and combine it with the value of the other adjacent pixel(s). For example, horizontal interpolation uses the starting pixel to the left interpolated with the next pixel to the right, with the fractional value used to determine the weighting for the interpolation.

### Quantizing

The new position is forced to be at a location  $n/32$  in H and V relative to the position of the original pixel grid.



### Horizontal quantizing



### Vertical quantizing

Each output pixel's location relative to the input pixel grid is given by:

X location of output pixel = X0 of input line + output pixel number \* X Scale Factor

Y location of output pixel = Y0 of input window + output line number \* Y scale factor

The X and Y locations may not be integer values, depending on the scale factor. The resulting X and Y pixel locations can be separated into an integer and a fractional part. The integer part of the X and Y location selects the pixel and line number closest to the output pixel, respectively. The fractional part gives the fractional distance of the output pixel to the next X and Y input pixel

values. These fractional parts are the  $\alpha$  and  $\beta$  values shown in scaling algorithm diagram.


To perform scaling, the X and Y locations of the output pixel relative to the input pixel grid must be generated. This includes both the integer part to locate the adjacent pixels and the fractional part to choose the filter coefficients which generate the output value from the adjacent pixels. This could be done by generating the output pixel X and Y numbers and dividing each by its associated scale factor.

A line may start and/or end at the edge of the input image. In this case, you should use copying nearest data.

The scaler uses a 16-bit integer and a 16-bit fractional value for the X and Y increment values. This allows a fractional value resolution of 1/64K. Only the most significant 5 bits of the fractional value are used by the filter coefficient RAMs.

### Scaling/Filter:

New pixels are generated by interpolation or filtering of the original pixels. Interpolation is the weighted average of the input pixels adjacent to the output pixel. Filtering extends interpolation to include input pixels beyond the input pair adjacent to the output pixel. The number of pixels used to generate the output defines the filter type. Interpolation is a 2-tap filter (A tap is equivalent to an original un-scaled pixel of data). A 4-tap filter would use the two pixels to the left and the two pixels to the right of the output pixel. And the follow is the scaling algorithm.



$$Y^{i,j} = \sum_{m=-1}^2 \sum_{n=-1}^2 X_{i+m, j+n} h_c(n - \beta) h_c(\alpha - m)$$

### 35.4. Register list

|             |              |
|-------------|--------------|
| Module name | Base address |
| MP          | 0x01e80000   |

| Register name        | Offset      | Description  |
|----------------------|-------------|--|
| MP_CTL_REG           | 0x0         | MP control register                                |
| MP_STS_REG           | 0x4         | MP Status register                                 |
| MP_IDMAGLBCTL_REG    | 0x8         | Input DMA globe control register                   |
| MP_IDMA_H4ADD_REG    | 0xC         | Input DMA start address high 4bits register        |
| MP_IDMA_L32ADD_REG   | 0x10 – 0x1C | Input DMA start address low 32bits register        |
| MP_IDMALINEWIDTH_REG | 0x20 – 0x2C | Input DMA line width register                      |
| MP_IDMASIZE_REG      | 0x30 – 0x3C | Input DMA memory block size register               |
| MP_IDMACOOR_REG      | 0x40 – 0x4C | Input DMA memory block coordinate control register |
| MP_IDMASET_REG       | 0x50 – 0x5C | Input DMA setting register                         |
| MP_IDMAFILLCOLOR_REG | 0x60 – 0x6C | Input DMA fill-color register                      |
| MP_CSC0CTL_REG       | 0x74        | Color space converter 0 control register           |
| MP_CSC1CTL_REG       | 0x78        | Color space converter 1 control register           |
| MP_SCACTL_REG        | 0x80        | Scaler control register                            |
| MP_SCAOUTSIZE_REG    | 0x84        | Scaling output size register                       |
| MP_SCAHORFCT_REG     | 0x88        | Scaler horizontal scaling factor register          |
| MP_SCAVERFCT_REG     | 0x8C        | Scaler vertical scaling factor register            |
| MP_SCAHORPHASE_REG   | 0x90        | Scaler horizontal start phase setting              |



|                               |                  |  |
|-------------------------------|------------------|--|
|                               |                  | register   |
| <b>MP_SCAVERPHASE_REG</b>     | 0x94             | Scaler vertical start phase setting register         |
| <b>MP_ROPCTL_REG</b>          | 0xB0             | ROP control register                                 |
| <b>MP_ROPIDX0CTL_REG</b>      | 0xB8             | ROP channel 3 index 0 control table setting register |
| <b>MP_ROPIDX1CTL_REG</b>      | 0xBC             | ROP channel 3 index 1 control table setting register |
| <b>MP_ALPHACKCTL_REG</b>      | 0xC0             | Alpha / Color key control register                   |
| <b>MP_CKMIN_REG</b>           | 0xC4             | Color key min color register                         |
| <b>MP_CKMAX_REG</b>           | 0xC8             | Color key max color register                         |
| <b>MP_ROPOUTFILLCOLOR_REG</b> | 0xCC             | Fill color of ROP output setting register            |
| <b>MP_CSC2CTL_REG</b>         | 0xD0             | Color space converter 2 control register             |
| <b>MP_OUTCTL_REG</b>          | 0xE0             | Output control register                              |
| <b>MP_OUTSIZE_REG</b>         | 0xE8             | Output size register                                 |
| <b>MP_OUTH4ADD_REG</b>        | 0xEC             | Output address high 4bits register                   |
| <b>MP_OUTL32ADD_REG</b>       | 0xF0 – 0xF8      | Output address low 32bits register                   |
| <b>MP_OUTLINEWIDTH_REG</b>    | 0x100 – 0x108    | Output line width register                           |
| <b>MP_OUTALPHACTL_REG</b>     | 0x120            | Output alpha control register                        |
| <b>MP_ICSCYGCDEF_REG</b>      | 0x180 – 0x188    | CSC0/1 Y/G coefficient register                      |
| <b>MP_ICSCYGCNS_REG</b>       | 0x18C            | CSC0/1 Y/G constant register                         |
| <b>MP_ICSCURCOEF_REG</b>      | 0x190 – 0x198    | CSC0/1 U/R coefficient register                      |
| <b>MP_ICSCURCONS_REG</b>      | 0x19C            | CSC0/1 U/R constant register                         |
| <b>MP_ICSCVBCDEF_REG</b>      | 0x1A0 –<br>0x1A8 | CSC0/1 V/B coefficient register                      |
| <b>MP_ICSCVBCONS_REG</b>      | 0x1AC            | CSC0/1 V/B constant register                         |
| <b>MP_OCSCYGCDEF_REG</b>      | 0x1C0 –<br>0x1C8 | CSC2 Y/G coefficient register                        |
| <b>MP_OCSCYGCNS_REG</b>       | 0x1CC            | CSC2 Y/G constant register                           |
| <b>MP_OCSCURCOEF_REG</b>      | 0x1D0 –<br>0x1D8 | CSC2 U/R coefficient register                        |
| <b>MP_OCSCURCONS_REG</b>      | 0x1DC            | CSC2 U/R constant register                           |
| <b>MP_OCSCVBCDEF_REG</b>      | 0x1E0 –<br>0x1E8 | CSC2 V/B coefficient register                        |
| <b>MP_OCSCVBCONS_REG</b>      | 0x1EC            | CSC2 V/B constant register                           |
|                               | 0x200 – 0x27C    | Scaling horizontal filtering coefficient RAM block   |
|                               | 0x280 –<br>0x2FC | Scaling vertical filtering coefficient RAM block     |
|                               | 0x400 – 0x7FF    | Palette table  |



## 35.5. Registers description

### 35.5.1.MP control register

| Offset: 0x0 |                |                 | Register Name: MP_CTL_REG  |
|-------------|----------------|-----------------|--|
| Bit         | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:10       | /              | /               | /  |
| 9           | R/W            | 0               | <b>HWERRIRQ_EN</b><br>Hardware error IRQ enable control<br>0:disable<br>1:enable                               |
| 8           | R/W            | 0               | <b>FINISHIRQ_EN</b><br>Mission finish IRQ enable control<br>0:disable<br>1:enable                              |
| 7:2         | /              | /               | /  |
| 1           | R/W            | 0               | <b>START_CTL</b><br>Start control<br>If the bit is set, the module will start 1 frame operation and stop auto. |
| 0           | R/W            | 0               | <b>MP_EN</b><br>Enable control<br>0:disable<br>1:enable  |

### 35.5.2.MP Status register

| Offset: 0x4 |                |                 | Register Name: MP_STS_REG  |
|-------------|----------------|-----------------|--|
| Bit         | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:14       | /              | /               | /  |
| 13          | R              | 0               | <b>HWERR_FLAG</b><br>Hardware error status                       |
| 12          | R              | 0               | <b>BUSY_FLAG</b><br>Module working status<br>0:idle<br>1:running |
| 11:10       | /              | /               | /  |
| 9           | R/W            | 0               | <b>HWERRIRQ_FLAG</b>   |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | Hardware error IRQ<br>It will be set when hardware error occur, and cleared by writing 1.                                    |
| 8   | R/W | 0 | <b>FINISHIRQ_FLAG</b><br>Mission finish IRQ<br>It will be set when 1 frame operation accomplished, and cleared by writing 1. |
| 7:0 | /   | / | /  |

### 35.5.3. Input DMA globe control register

| Offset: 0x8 |                |                 | Register Name: MP_IDMAGLBCTL_REG  |
|-------------|----------------|-----------------|---|
| Bit         | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:10       | /              | /               | /   |
| 9:8         | R/W            | 0               | <b>MEMSCANORDER</b><br>Memory scan order selection<br>0:<br>Top to down<br>Left to right<br>1:<br>Top to down<br>Right to left<br>2:<br>Down to top<br>Left to right<br>3:<br>Down to top<br>Right to left<br><br>Note:<br>----Four input DMA channel use the same scan rule.<br>----The each output DMA channel should match the same memory scan order rule with the input DMA channel. |
| 7:0         | /              | /               | /   |

### 35.5.4. Input DMA start address high 4bits register

| Offset: 0xC |                |                 | Register Name: MP_IDMA_H4ADD_REG |
|-------------|----------------|-----------------|----------------------------------|
| Bit         | Read/W<br>rite | Default<br>/Hex | Description                      |
| 31:28       | /              | /               | /                                |



|       |     |   |   |
|-------|-----|---|---|
| 27:24 | R/W | 0 | <b>IDMA3_H4ADD</b><br>iDMA3<br>High 4bits address in bits |
| 23:20 | /   | / | /   |
| 19:16 | R/W | 0 | <b>IDMA2_H4ADD</b><br>iDMA2<br>High 4bits address in bits |
| 15:12 | /   | / | /   |
| 11:8  | R/W | 0 | <b>IDMA1_H4ADD</b><br>iDMA1<br>High 4bits address in bits |
| 7:4   | /   | / | /   |
| 3:0   | R/W | 0 | <b>IDMA0_H4ADD</b><br>iDMA0<br>High 4bits address in bits |

### 35.5.5. Input DMA start address low 32bits register

|  |                |                 |  |
|--|----------------|-----------------|--|
| <b>Offset:</b><br>iDMA0:0x10<br>iDMA1:0x14<br>iDMA2:0x18<br>iDMA3:0x1C |                |                 | <b>Register Name: MP_IDMA_L32ADD_REG</b>                 |
| Bit  | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:0   | R/W            | 0               | <b>IDMA_L32ADD</b><br>iDMA<br>Low 32bits address in bits |

### 35.5.6. Input DMA line width register

|  |                |                 |   |
|--|----------------|-----------------|---|
| <b>Offset:</b><br>iDMA0:0x20<br>iDMA1:0x24<br>iDMA2:0x28<br>iDMA3:0x2C |                |                 | <b>Register Name: MP_IDMALINEWIDTH_REG</b>          |
| Bit  | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:0   | R/W            | 0               | <b>IDMA_LINEWIDTH</b><br>iDMA<br>Line width in bits |





### 35.5.7. Input DMA memory block size register

| <b>Offset:</b><br>iDMA0:0x30<br>iDMA1:0x34<br>iDMA2:0x38<br>iDMA3:0x3C |                |                 | <b>Register Name: MP_IDMASIZE_REG</b>   |
|--|----------------|-----------------|---|
| Bit  | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:29  | /              | /               | /   |
| 28:16  | R/W            | 0               | <b>IDMA_HEIGHT</b><br>Memory block height in pixels<br>The height = The value of these bits add 1 |
| 15:13  | /              | /               | /   |
| 12:0   | R/W            | 0               | <b>IDMA_WIDTH</b><br>Memory block width in pixels<br>The width = The value of these bits add 1    |

### 35.5.8. Input DMA memory block coordinate control register

| <b>Offset:</b><br>iDMA0:0x40<br>iDMA1:0x44<br>iDMA2:0x48<br>iDMA3:0x4C |                |                 | <b>Register Name: MP_IDMACOOR_REG</b>   |
|--|----------------|-----------------|---|
| Bit  | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:16  | R/W            | 0               | <b>IDMA_YCOOR</b><br>Y coordinate<br>Y is the left-top y coordinate of layer on output window in pixels<br><br>The Y represent the two's complement |
| 15:0   | R/W            | 0               | <b>IDMA_XCOOR</b><br>X coordinate<br>X is left-top x coordinate of the layer on output window in pixels<br><br>The X represent the two's complement |



### 35.5.9. Input DMA setting register

| <b>Offset:</b><br>iDMA0:0x50<br>iDMA1:0x54<br>iDMA2:0x58<br>iDMA3:0x5C |                |                 | <b>Register Name: MP_IDMASET_REG</b>   |
|--|----------------|-----------------|--|
| Bit  | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:24  | R/W            | 0               | <b>IDMA_GLBALPHA</b><br>Globe alpha value  |
| 23:17  | /              | /               | /  |
| 16   | R/W            | 0               | <b>IDMA_FCMODEN</b><br>Fill color mode enable control<br>0: disable<br>1: enable   |
| 15:12  | R/W            | 0               | <b>IDMA_PS</b><br>Input data pixel sequence<br>Reference input pixel sequence table  |
| 11:8   | R/W            | 0               | <b>IDMA_FMT</b><br>Input data format<br>0x0:32bpp – A8R8G8B8 or interleaved AYUV8888<br>0x1:16bpp – A4R4G4B4<br>0x2:16bpp – A1R5G5B5<br>0x3:16bpp – R5G6B5<br>0x4:16bpp – interleaved YUV422<br>0x5:16bpp – U8V8<br>0x6:8bpp – Y8<br>0x7:8bpp – MONO or palette<br>0x8:4bpp – MONO or palette<br>0x9:2bpp – MONO or palette<br>0xa:1bpp – MONO or palette<br>Other: reserved<br><br>Note: if the input data format is 16 or 32bpp, and the work mode is palette mode, only the low 8 bits input data is valid. |
| 7:4  | R/W            | 0               | <b>IDMA_ROTMRCTL</b><br>Rotation and mirroring control<br>0:normal<br>1:X<br>2:Y<br>3:XY   |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 4:A<br>5:AX<br>6:AY<br>7:AXY<br>Other: reserved  |
| 3:2 | R/W | 0 | <b>IDMA_ALPHACTL</b><br>Alpha control<br>0:Ignore<br>Output alpha value = pixels alpha, if no pixel alpha, the alpha value equal 0xff<br><br>1:Globe alpha enable<br>Ignore pixel alpha value<br>Output alpha value = globe alpha value<br><br>2: Globe alpha mix pixel alpha<br>Output alpha value = globe alpha value * pixels alpha value<br><br>3:Reserved<br>Note: the output alpha value here means the input alpha value of the ALU following the DMA controller. |
| 1   | R/W | 0 | <b>IDMA_WORKMOD</b><br>Work mode selection<br>0: normal mode ( non-palette mode )<br>1: palette mode   |
| 0   | R/W | 0 | <b>IDMA_EN</b><br>Input DMA enable control<br>0:disable input DMA channel, the respective fill-color value will stead of the input data.<br>1:enable   |

### 35.5.10. Input DMA fill-color register

|   |                |                 |  |
|---|----------------|-----------------|--|
| Offset:<br><b>iDMA0:0x60</b><br><b>iDMA1:0x64</b><br><b>iDMA2:0x68</b><br><b>iDMA3:0x6C</b> |                |                 | Register Name: <b>MP_IDMAFILLCOLOR_REG</b> |
| Bit   | Read/W<br>rite | Default<br>/Hex | Description                                |
| 31:24   | R/W            | 0               | <b>IDMA_FCALPHA</b><br>Alpha               |



|       |     |   |                              |
|-------|-----|---|------------------------------|
| 23:16 | R/W | 0 | <b>IDMA_FCRED</b><br>Red     |
| 15:8  | R/W | 0 | <b>IDMA_FCGREEN</b><br>Green |
| 7:0   | R/W | 0 | <b>IDMA_FCBLUE</b><br>Blue   |

### 35.5.11. Color space converter 0 control register

| Offset: 0x74 |                |                 | Register Name: MP_CSC0CTL_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:8         | /              | /               | /   |
| 7:4          | R/W            | 0               | <p><b>CSC0_DATAMOD</b><br/>Data mode control</p> <p>0:<br/>Interleaved AYUV8888 mode</p> <p>1:<br/>Interleaved YUV422 mode</p> <p>In mode 0 and mode 1, only the channel 0 data path is valid for this module, the channel 1 data flow will by-pass the csc0 module, and direct to input formatter 1.</p> <p>2:<br/>Planar YUV422 mode (UV combined only)</p> <p>3:<br/>Planar YUV420 mode (UV combined only)</p> <p>4:<br/>Planar YUV411 mode (UV combined only)</p> <p>In mode 2/3/4, following rule:<br/>           ----Y component data transfer through channel 0, and UV component data transfer through channel 1.<br/>           ----In this mode, the output data of the input formatter 1 will be stead of the respective fill-color value.</p> |
| 3:1          | /              | /               | /   |
| 0            | R/W            | 0               | <p><b>CSC0_EN</b><br/>Enable control</p> <p>0:<br/>Disable color space function, ignore the control setting, and the data flow will by-pass the module.</p>   |



|  |  |  |   |
|--|--|--|---|
|  |  |  | 1:<br>Enable color space converting function. |
|--|--|--|---|

### 35.5.12. Color space converter 1 control register

| Offset: 0x78 |                |                 | Register Name: MP_CSC1CTL_REG  |
|--------------|----------------|-----------------|--|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:8         | /              | /               | /  |
| 7:4          | R/W            | 0               | <p><b>CSC1_DATAMOD</b></p> <p>Data mode control</p> <p>0:<br/>Interleaved AYUV8888 mode</p> <p>1:<br/>Interleaved YUV422 mode</p> <p>In mode 0 and mode 1, only the channel 3 data path is valid for this module, the channel 2 data flow will by-pass the csc1 module, and direct to input formatter 2.</p> <p>2:<br/>Planar YUV422 mode (UV combined only)</p> <p>3:<br/>Planar YUV420 mode (UV combined only)</p> <p>4:<br/>Planar YUV411 mode (UV combined only)</p> <p>In mode 2/3/4, following rule:<br/>           ---Y component data transfer through channel 3, and UV component data transfer through channel 2.<br/>           ---In this mode, the output data of the input formatter 2 will be stead of the respective fill-color value.</p> |
| 3:1          | /              | /               | /  |
| 0            | R/W            | 0               | <p><b>CSC1_EN</b></p> <p>Enable control</p> <p>0:<br/>Disable color space function, ignore the control setting, and the data flow will by-pass the module.</p> <p>1:<br/>Enable color space converting function.</p>   |

**35.5.13. Scaler control register**

| Offset: 0x80 |                |                 | Register Name: MP_SCACTL_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:6         | /              | /               | /  |
| 5:4          | R/W            | 0               | <b>SCA_ALGSEL</b><br>Scaling algorithm selection<br>0: bi-cubic(4 taps in vertical and horizontal)<br>1: linear in vertical and bi-linear in horizontal(2 taps in vertical and 4 taps in horizontal)<br>2: extractive in vertical and bi-linear in horizontal(1 tap in vertical and 4 taps in horizontal)<br>3: reserved |
| 3:1          | /              | /               | /  |
| 0            | R/W            | 0               | <b>SCA_EN</b><br>Enable control<br>0:<br>Disable scaler, ignore the whole scaling setting, and the data flow will by-pass the module.<br>1:<br>Enable scaling function.  |

**35.5.14. Scaling output size register**

| Offset: 0x84 |                |                 | Register Name: MP_SCAOUTSIZE_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:29        | /              | /               | /  |
| 28:16        | R/W            | 0               | <b>SCA_OUTHEIGHT</b><br>Output height<br>The output height = The value of these bits add 1<br><br>The minimum output height is 8 pixels. |
| 15:13        | /              | /               | /  |
| 12:0         | R/W            | 0               | <b>SCA_OUTWIDTH</b><br>Output width<br>The output width = The value of these bits add 1<br><br>The minimum output width is 16 pixels.    |

**35.5.15. Scaler horizontal scaling factor register**

| Offset: 0x88 |                |                 | Register Name: MP_SCAHORFCT_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:24        | /              | /               | /   |
| 23:16        | R/W            | 0               | <b>SCA_HORINTFCT</b><br>The integer part of the horizontal scaling ratio<br>the horizontal scaling ratio = input width/output width   |
| 15:00        | R/W            | 0               | <b>SCA_HORFRAFCT</b><br>The fractional part of the horizontal scaling ratio<br>the horizontal scaling ratio = input width/output width<br><br>The input width is the memory block width of respective iDMA channel. |

**35.5.16. Scaler vertical scaling factor register**

| Offset: 0x8C |                |                 | Register Name: MP_SCAVERFCT_REG  |
|--------------|----------------|-----------------|--|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:24        | /              | /               | /  |
| 23:16        | R/W            | 0               | <b>SCA_VERINTFCT</b><br>The integer part of the vertical scaling ratio<br>the vertical scaling ratio = input height/output height  |
| 15:00        | R/W            | 0               | <b>SCA_VERFRAFCT</b><br>The fractional part of the vertical scaling ratio<br>the vertical scaling ratio = input height /output height<br><br>The input height is the memory block height of respective iDMA channel. |

**35.5.17. Scaler horizontal start phase setting register**

| Offset: 0x90 |                |                 | Register Name: MP_SCAHORPHASE_REG |
|--------------|----------------|-----------------|-----------------------------------|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description                       |
| 31:20        | /              | /               | /                                 |
| 19:00        | R/W            | 0               | <b>SCA_HORPHASE</b>               |



|  |  |  |  |
|--|--|--|--|
|  |  |  | Start phase in horizontal (complement)<br>This value equals to start phase * 2 <sup>16</sup> |
|--|--|--|--|

### 35.5.18. Scaler vertical start phase setting register

| Offset: 0x94 |                |                 | Register Name: MP_SCAVERPHASE_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:20        | /              | /               | /   |
| 19:00        | R/W            | 0               | <b>SCA_VERPHASE</b><br>Start phase in vertical (complement)<br>This value equals to start phase * 2 <sup>16</sup> |

### 35.5.19. ROP control register

| Offset: 0xB0 |                |                 | Register Name: MP_ROPCTL_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:16        | /              | /               | /  |
| 15:14        | R/W            | 0               | <b>ROP_ALPHABYPASSESEL</b><br>ROP output Alpha channel selection<br>0: channel 0<br>1: channel 1<br>2: channel 2<br>3:reserved<br><br>Note: the bit is only valid in by-pass mode of Alpha channel |
| 13:12        | R/W            | 0               | <b>ROP_REDBYPASSESEL</b><br>ROP output Red channel selection<br>0: channel 0<br>1: channel 1<br>2: channel 2<br>3:reserved<br><br>Note: the bit is only valid in by-pass mode of Red channel       |
| 11:10        | R/W            | 0               | <b>ROP_GREENBYPASSESEL</b><br>ROP output Green channel selection<br>0: channel 0<br>1: channel 1<br>2: channel 2<br>3:reserved   |





|     |     |   |   |
|-----|-----|---|---|
|     |     |   | Note: the bit is only valid in by-pass mode of Green channel  |
| 9:8 | R/W | 0 | <b>ROP_BLUEBYPASSEL</b><br>ROP output Blue channel selection<br>0: channel 0<br>1: channel 1<br>2: channel 2<br>3:reserved<br><br>Note: the bit is only valid in by-pass mode of Blue channel   |
| 7   | R/W | 0 | <b>ROP_ALPHABYPASSEN</b><br>ROP Alpha channel by-pass enable control<br>0:pass through<br>1:by-pass   |
| 6   | R/W | 0 | <b>ROP_REDBYPASSEN</b><br>ROP Red channel by-pass enable control<br>0:pass through<br>1:by-pass   |
| 5   | R/W | 0 | <b>ROP_GREENBYPASSEN</b><br>ROP Green channel by-pass enable control<br>0:pass through<br>1:by-pass   |
| 4   | R/W | 0 | <b>ROP_BLUEBYPASSEN</b><br>ROP Blue channel by-pass enable control<br>0:pass through<br>1:by-pass   |
| 3:1 | /   | / | /   |
| 0   | R/W | 0 | <b>ROP_MOD</b><br>ROP type selection<br>0:ROP3<br>1:ROP4<br><br>---In ROP3 mode, only the value of ‘channel 3 index 0 control table setting register’ will be selected.<br>---In ROP3 mode, the channel 3 data will by-pass the ROP module.<br>---In ROP3 mode, the channel 3 data will direct to Alpha/CK module.<br>---In ROP4 mode, the respective input DMA channel fill color of channel 3 will transfer to Alpha/CK module. |

**35.5.20. ROP channel 3 index 0 control table setting register**

| Offset: 0xB8 |                |                 | Register Name: MP_ROPIDX0CTL_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:16        | /              | /               | /   |
| 15           | R/W            | 0               | <b>NOD7_CTL</b><br>Index 0 node7 setting ( channel 0' and channel 1' and channel 2'<br>mix not logic )<br>0:by-pass<br>1:not  |
| 14:11        | R/W            | 0               | <b>NOD6_CTL</b><br>Index 0 node6 setting ( channel 0' and channel 1' and channel 2'<br>mix logic )<br>0:and<br>1:or<br>2:xor<br>3:add in byte<br>4:add in word (32bit)<br>5:multiply in byte<br>6:multiply in word (32bit)<br>7:channel 0' mix channel 1' then sub channel 2' in byte<br>8:channel 0' mix channel 1' then sub channel 2' in word (32bit)<br>Other: Reserved |
| 10           | R/W            | 0               | <b>NOD5_CTL</b><br>Index 0 node5 setting ( channel 0' and channel 1' mix not logic )<br>0:by-pass<br>1:not  |
| 9:6          | R/W            | 0               | <b>NOD4_CTL</b><br>Index 0 node4 setting ( channel 0' and channel 1' mix logic )<br>0:and<br>1:or<br>2:xor<br>3:add in byte<br>4:add in word (32bit)<br>5:multiply in byte<br>6:multiply in word (32bit)<br>7:channel 0' sub channel 1' in byte<br>8:channel 0' sub channel 1' in word (32bit)<br>Other: Reserved   |
| 5            | R/W            | 0               | <b>NOD3_CTL</b><br>Index 0 node3 setting ( channel 2' not logic )   |



|     |     |   |   |
|-----|-----|---|---|
|     |     |   | 0:by-pass<br>1:not  |
| 4   | R/W | 0 | <b>NOD2_CTL</b><br>Index 0 node2 setting ( channel 1' not logic )<br>0:by-pass<br>1:not   |
| 3   | R/W | 0 | <b>NOD1_CTL</b><br>Index 0 node1 setting ( channel 0' not logic )<br>0:by-pass<br>1:not   |
| 2:0 | R/W | 0 | <b>NOD0_CTL</b><br>Index 0 node0 setting ( sorting control )<br>0:012<br>1:021<br>2:102<br>3:120<br>4:201<br>5:210<br>Other: Reserved |

Note: the result of the add or multiply operation will select the high 8 (byte operation) or 32bits (word operation).

### 35.5.21. ROP channel 3 index 1 control table setting register

| Offset: 0xBC |                |                 | Register Name: MP_ROPIDX1CTL_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:16        | /              | /               | /  |
| 15           | R/W            | 0               | <b>NOD7_CTL</b><br>Index 1 node7 setting ( channel 0' and channel 1' and channel 2'<br>mix not logic )<br>0:by-pass<br>1:not   |
| 14:11        | R/W            | 0               | <b>NOD6_CTL</b><br>Index 1 node6 setting ( channel 0' and channel 1' and channel 2'<br>mix logic )<br>0:and<br>1:or<br>2:xor<br>3:add in byte<br>4:add in word (32bit)<br>5:multiply in byte |



|     |     |   |   |
|-----|-----|---|---|
|     |     |   | 6:multiply in word (32bit)<br>7:channel 0' mix channel 1' then sub channel 2' in byte<br>8:channel 0' mix channel 1' then sub channel 2' in word (32bit)<br>Other: Reserved   |
| 10  | R/W | 0 | <b>NOD5_CTL</b><br>Index 1 node5 setting ( channel 0' and channel 1' mix not logic )<br>0:by-pass<br>1:not  |
| 9:6 | R/W | 0 | <b>NOD4_CTL</b><br>Index 1 node4 setting ( channel 0' and channel 1' mix logic )<br>0:and<br>1:or<br>2:xor<br>3:add in byte<br>4:add in word (32bit)<br>5:multiply in byte<br>6:multiply in word (32bit)<br>7:channel 0' sub channel 1' in byte<br>8:channel 0' sub channel 1' in word (32bit)<br>Other: Reserved |
| 5   | R/W | 0 | <b>NOD3_CTL</b><br>Index 1 node3 setting ( channel 2' not logic )<br>0:by-pass<br>1:not   |
| 4   | R/W | 0 | <b>NOD2_CTL</b><br>Index 1 node2 setting ( channel 1' not logic )<br>0:by-pass<br>1:not   |
| 3   | R/W | 0 | <b>NOD1_CTL</b><br>Index 1 node1 setting ( channel 0' not logic )<br>0:by-pass<br>1:not   |
| 2:0 | R/W | 0 | <b>NOD0_CTL</b><br>Index 1 node0 setting ( sorting control )<br>0:012<br>1:021<br>2:102<br>3:120<br>4:201<br>5:210<br>Other: Reserved   |

Note: the result of the add or multiply operation will select the high 8 (byte operation) or 32bits (word operation).

**35.5.22. Alpha / Color key control register**

| Offset: 0xC0 |                |                 | Register Name: MP_ALPHACKCTL_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:11        | /              | /               | /   |
| 10           | R/W            | 0               | <p><b>CK_REDCON</b><br/>Red control condition<br/>0: if (R value of ck min color) &lt;= (R value of layer0) &lt;= (R value of ck max color),<br/>The red control condition is true, else the condition is false.</p> <p>1: if (R value of ck min color) &gt; (R value of layer0) or (R value of layer0) &gt; (R value of ck max color),<br/>The red control condition is true, else the condition is false.</p>         |
| 9            | R/W            | 0               | <p><b>CK_GREENCON</b><br/>Green control condition<br/>0: if (G value of ck min color) &lt;= (G value of layer0) &lt;= (G value of ck max color),<br/>The green control condition is true, else the condition is false.</p> <p>1: if (G value of ck min color) &gt; (G value of layer0) or (G value of layer0) &gt; (G value of ck max color),<br/>The green control condition is true, else the condition is false.</p> |
| 8            | R/W            | 0               | <p><b>CK_BLUECON</b><br/>Blue control condition<br/>0: if (B value of ck min color) &lt;= (B value of layer0) &lt;= (B value of ck max color),<br/>The blue control condition is true, else the condition is false.</p> <p>1: if (B value of ck min color) &gt; (B value of layer0) or (B value of layer0) &gt; (B value of ck max color),<br/>The blue control condition is true, else the condition is false.</p>     |
| 7:5          | /              | /               | /   |
| 4            | R/W            | 0               | <p><b>PRI</b><br/>Priority selection<br/>0: ROP output channel is higher than channel 3<br/>1: Channel 3 is higher than ROP output channel</p>  |
| 3            | /              | /               | /   |
| 2:1          | R/W            | 0               | <p><b>ALPHACK_MOD</b><br/>Alpha / Color key mode selection<br/>0: alpha mode</p>  |



|   |     |   |  |
|---|-----|---|--|
|   |     |   | <p>1: color key mode, using the high priority layer as matching condition, if it is true, the low priority layer pass.</p> <p>2: color key mode, using the low priority layer as matching condition, if it is true, the high priority layer pass.</p> <p>3: Reserved</p> |
| 0 | R/W | 0 | <p><b>ALPHACK_EN</b></p> <p>Enable control</p> <p>0: the ROP data will by-pass the alpha/ck module</p> <p>1: enable</p> <p>Note: if the module is disabled, the data of channel 3 will be ignored, and only the ROP data will pass through to CSC2 module.</p>           |

### 35.5.23. Color key min color register

| Offset: 0xC4 |                |                 | Register Name: MP_CKMIN_REG |
|--------------|----------------|-----------------|-----------------------------|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description                 |
| 31:24        | /              | /               | /                           |
| 23:16        | R/W            | 0               | <b>CKMIN_R</b><br>Red       |
| 15:8         | R/W            | 0               | <b>CKMIN_G</b><br>Green     |
| 7:0          | R/W            | 0               | <b>CKMIN_B</b><br>Blue      |

### 35.5.24. Color key max color register

| Offset: 0xC8 |                |                 | Register Name: MP_CKMAX_REG |
|--------------|----------------|-----------------|-----------------------------|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description                 |
| 31:24        | /              | /               | /                           |
| 23:16        | R/W            | 0               | <b>CKMAX_R</b><br>Red       |
| 15:8         | R/W            | 0               | <b>CKMAX_G</b><br>Green     |
| 7:0          | R/W            | 0               | <b>CKMAX_B</b><br>Blue      |

**35.5.25. Fill color of ROP output setting register**

| Offset: 0xCC |                |                 | Register Name: MP_ROPOUTFILLCOLOR_REG |
|--------------|----------------|-----------------|---------------------------------------|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description                           |
| 31:24        | R/W            | 0               | <b>Alpha</b>                          |
| 23:16        | R/W            | 0               | <b>Red</b>                            |
| 15:8         | R/W            | 0               | <b>Green</b>                          |
| 7:0          | R/W            | 0               | <b>Blue</b>                           |

**35.5.26. Color space converter 2 control register**

| Offset: 0xD0 |                |                 | Register Name: MP_CSC2CTL_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:1         | /              | /               | /   |
| 0            | R/W            | 0               | <b>CSC2_EN</b><br>Enable control<br>0:<br>Disable color space function, ignore the control setting, and the data flow will by-pass the module.<br>1:<br>Enable color space converting function. |

**35.5.27. Output control register**

| Offset: 0xE0 |                |                 | Register Name: MP_OUTCTL_REG   |
|--------------|----------------|-----------------|--|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:12        | /              | /               | /  |
| 11:8         | R/W            | 0               | <b>OUT_PS</b><br>Output data pixel sequence<br>Reference output pixel sequence table |
| 7            | R/W            | 0               | <b>RND_EN</b><br>Round enable<br>0:disabled<br>1:enabled                             |
| 6:4          | /              | /               | /  |
| 3:0          | R/W            | 0               | <b>OUT_FMT</b>   |



|  |  |   |
|--|--|---|
|  |  | <p>Output data format</p> <p>0x0: 32bpp – A8R8G8B8 or interleaved AYUV8888</p> <p>0x1: 16bpp – A4R4G4B4</p> <p>0x2: 16bpp – A1R5G5B5</p> <p>0x3: 16bpp – R5G6B5</p> <p>0x4: 16bpp – interleaved YUV422</p> <p>0x5: planar YUV422 (UV combined)</p> <p>0x6: planar YUV422</p> <p>0x7: 8bpp – MONO</p> <p>0x8: 4bpp – MONO</p> <p>0x9: 2bpp – MONO</p> <p>0xa: 1bpp – MONO</p> <p>0xb: planar YUV420 (UV combined)</p> <p>0xc: planar YUV420</p> <p>0xd: planar YUV411 (UV combined)</p> <p>0xe: planar YUV411</p> <p>Other: reserved</p> <p>Note: In all YUV output data format, the CSC2 must be enabled, otherwise the output data mode will be 32bpp A8R8G8B8 mode.</p> |
|--|--|---|

Output data mode and output data ports mapping:

| Output data mode                 | Output data channel selection |           |           |
|----------------------------------|-------------------------------|-----------|-----------|
|                                  | Channel 0                     | Channel 1 | Channel 2 |
| A8R8G8B8 or interleaved AYUV8888 | ARGB or AYUV                  | Ignore    | Ignore    |
| A4R4G4B4                         | ARGB                          | Ignore    | Ignore    |
| A1R5G5B5                         | ARGB                          | Ignore    | Ignore    |
| R5G6B5                           | RGB                           | Ignore    | Ignore    |
| interleaved YUV422               | YUV                           | Ignore    | Ignore    |
| planar YUV422 (UV combined)      | Y                             | UV        | Ignore    |
| planar YUV422                    | Y                             | U         | V         |
| 8bpp – MONO                      | MONO                          | Ignore    | Ignore    |
| 4bpp – MONO                      | MONO                          | Ignore    | Ignore    |
| 2bpp – MONO                      | MONO                          | Ignore    | Ignore    |
| 1bpp – MONO                      | MONO                          | Ignore    | Ignore    |
| planar YUV420 (UV combined)      | Y                             | UV        | Ignore    |
| planar YUV420                    | Y                             | U         | V         |
| planar YUV411 (UV combined)      | Y                             | UV        | Ignore    |
| planar YUV411                    | Y                             | U         | V         |



**35.5.28. Output size register**

| Offset: 0xE8 |                |                 | Register Name: MP_OUTSIZE_REG   |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:29        | /              | /               | /   |
| 28:16        | R/W            | 0               | <b>OUT_HEIGHT</b><br>Height<br>The value add 1 equal the actual output image height |
| 15:11        | /              | /               | /   |
| 12:0         | R/W            | 0               | <b>OUT_WIDTH</b><br>Width<br>The value add 1 equal the actual output image width    |

**35.5.29. Output address high 4bits register**

| Offset: 0xEC |                |                 | Register Name: MP_OUTH4ADD_REG  |
|--------------|----------------|-----------------|---|
| Bit          | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:20        | /              | /               | /   |
| 19:16        | R/W            | 0               | <b>OUTCH2_H4ADD</b><br>Output channel 2<br>High 4bits address in bits |
| 15:12        | /              | /               | /   |
| 11:8         | R/W            | 0               | <b>OUTCH1_H4ADD</b><br>Output channel 1<br>High 4bits address in bits |
| 7:4          | /              | /               | /   |
| 3:0          | R/W            | 0               | <b>OUTCH0_H4ADD</b><br>Output channel 0<br>High 4bits address in bits |

**35.5.30. Output address low 32bits register**

| Offset:<br>Out channel 0:0xF0<br>Out channel 1:0xF4<br>Out channel 2:0xF8 |                |                 | Register Name: MP_OUTL32ADD_REG |
|---|----------------|-----------------|---------------------------------|
| Bit   | Read/W<br>rite | Default<br>/Hex | Description                     |



|      |     |   |   |
|------|-----|---|---|
| 31:0 | R/W | 0 | <b>OUT_L32ADD</b><br>Output channel<br>Low 32bits address in bits |
|------|-----|---|---|

### 35.5.31. Output line width register

| <b>Offset:</b><br>Out channel 0:0x100<br>Out channel 1:0x104<br>Out channel 2:0x108 |                |                 | <b>Register Name: MP_OUTLINEWIDTH_REG</b>                    |
|---|----------------|-----------------|--|
| Bit   | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:0  | R/W            | 0               | <b>OUT_LINEWIDTH</b><br>Output channel<br>Line width in bits |

### 35.5.32. Output alpha control register

| <b>Offset: 0x120</b> |                |                 | <b>Register Name: MP_OUTALPHACTL_REG</b>   |
|----------------------|----------------|-----------------|--|
| Bit                  | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:24                | R/W            | 0               | <b>IMG_ALPHA</b><br>Output image area alpha value, the image area include A0,A1 and overlapping area A2.   |
| 23:16                | R/W            | 0               | <b>NONIMG_ALPHA</b><br>Output non-image area alpha value, the non-image area means the pure fill color area.   |
| 15:8                 | /              | /               | /  |
| 7:6                  | R/W            | 0               | <b>A2ALPHACTL</b><br>A2 area alpha value control<br>0: using A0 self pixel alpha (A0pA)<br>1: using A1 self pixel alpha (A1pA)<br>2: the alpha value = A0pA + A1pA * ( 1 - A0pA )<br>3: using the Output image area alpha value (bit31:24) |
| 5:4                  | R/W            | 0               | <b>A3ALPHACTL</b><br>A3 area alpha value control<br>0: 0xff<br>1: using the Output non-image area alpha value (bit23:16)<br>Other: reserved  |
| 3:2                  | R/W            | 0               | <b>A1ALPHACTL</b><br>A1 area alpha value control   |



|     |     |   |  |
|-----|-----|---|--|
|     |     |   | 0: using A1 self pixel alpha<br>1: using the Output image area alpha value (bit31:24)<br>Other: reserved   |
| 1:0 | R/W | 0 | <b>A0ALPHACTL</b><br>A0 area alpha value control<br>0: using A0 self pixel alpha<br>1: using the Output image area alpha value (bit31:24)<br>Other: reserved |

Description:

There is some area in output memory block:

The alpha / color key module is enabled:

Only the high priority image area is called A0

Only the low priority image area is called A1

The high priority and low priority mixed image area is called A2

The other area is called A3

And the A0,A1,A2 is called image area, the A3 is called non-image area.

The alpha / color key module is disabled:

Only the ROP output image area is called A0, A0 is called image area.

The other area is called A3, A3 is called non-image area.

Note: the register setting is only valid in ARGB or AYUV mode.

### 35.5.33. CSC0/1 Y/G coefficient register

| <b>Offset:</b><br><b>G/Y component: 0x180</b><br><b>R/U component: 0x184</b><br><b>B/V component: 0x188</b> |                |                           | <b>Register Name: MP_ICSCYGCDEF_REG</b>   |
|---|----------------|---------------------------|---|
| Bit   | Read/W<br>rite | Default<br>/Hex           | Description   |
| 31:29   | /              | /                         | /   |
| 28:16   | R/W            | 0x4a7<br>0x1e6f<br>0x1cbf | <b>CSC1_YGCOEF</b><br>the Y/G coefficient for CSC1<br>the value equals to coefficient*2 <sup>10</sup> |
| 15:13   | /              | /                         | /   |
| 12:00   | R/W            | 0x4a7<br>0x1e6f<br>0x1cbf | <b>CSC0_YGCOEF</b><br>the Y/G coefficient for CSC0<br>the value equals to coefficient*2 <sup>10</sup> |

**35.5.34. CSC0/1 Y/G constant register**

| Offset: 0x18C |                |                 | Register Name: MP_ICSCYGCNS_REG   |
|---------------|----------------|-----------------|---|
| Bit           | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:30         | /              | /               | /   |
| 29:16         | R/W            | 0x877           | <b>CSC1_YGCONS</b><br>the Y/G constant for CSC1<br>the value equals to coefficient*2 <sup>4</sup> |
| 15:14         | /              | /               | /   |
| 13:00         | R/W            | 0x877           | <b>CSC0_YGCONS</b><br>the Y/G constant for CSC0<br>the value equals to coefficient*2 <sup>4</sup> |

**35.5.35. CSC0/1 U/R coefficient register**

| Offset:<br>G/Y component: 0x190<br>R/U component: 0x194<br>B/V component: 0x198 |                |                        | Register Name: MP_ICSCURCOEF_REG  |
|---|----------------|------------------------|---|
| Bit   | Read/W<br>rite | Default<br>/Hex        | Description   |
| 31:29   | /              | /                      | /   |
| 28:16   | R/W            | 0x4a7<br>0x00<br>0x662 | <b>CSC1_URCOEF</b><br>the U/R coefficient for CSC1<br>the value equals to coefficient*2 <sup>10</sup> |
| 15:13   | /              | /                      | /   |
| 12:00   | R/W            | 0x4a7<br>0x00<br>0x662 | <b>CSC0_URCOEF</b><br>the U/R coefficient for CSC0<br>the value equals to coefficient*2 <sup>10</sup> |

**35.5.36. CSC0/1 U/R constant register**

| Offset: 0x19C |                |                 | Register Name: MP_ICSCURCONS_REG  |
|---------------|----------------|-----------------|---|
| Bit           | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:30         | /              | /               | /   |
| 29:16         | R/W            | 0x3211          | <b>CSC1_URCONS</b><br>the U/R constant for CSC1<br>the value equals to coefficient*2 <sup>4</sup> |



|       |     |        |   |
|-------|-----|--------|---|
| 15:14 | /   | /      | /   |
| 13:00 | R/W | 0x3211 | <b>CSC0_URCONS</b><br>the U/R constant for CSC0<br>the value equals to coefficient*2 <sup>4</sup> |

### 35.5.37. CSC0/1 V/B coefficient register

|   |                |                        |   |
|---|----------------|------------------------|---|
| <b>Offset:</b><br><b>G/Y component: 0x1A0</b><br><b>R/U component: 0x1A4</b><br><b>B/V component: 0x1A8</b> |                |                        | <b>Register Name: MP_ICSCVBCOEF_REG</b>   |
| Bit   | Read/W<br>rite | Default<br>/Hex        | Description   |
| 31:29   | /              | /                      | /   |
| 28:16   | R/W            | 0x4a7<br>0x812<br>0x00 | <b>CSC1_VBCOEF</b><br>the V/B coefficient for CSC1<br>the value equals to coefficient*2 <sup>10</sup> |
| 15:13   | /              | /                      | /   |
| 12:00   | R/W            | 0x4a7<br>0x812<br>0x00 | <b>CSC0_VBCOEF</b><br>the V/B coefficient for CSC0<br>the value equals to coefficient*2 <sup>10</sup> |

### 35.5.38. CSC0/1 V/B constant register

|                      |                |                 |   |
|----------------------|----------------|-----------------|---|
| <b>Offset: 0x1AC</b> |                |                 | <b>Register Name: MP_ICSCVBCONS_REG</b>   |
| Bit                  | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:30                | /              | /               | /   |
| 29:16                | R/W            | 0x2eb1          | <b>CSC1_VBCONS</b><br>the V/B constant for CSC1<br>the value equals to coefficient*2 <sup>4</sup> |
| 15:14                | /              | /               | /   |
| 13:00                | R/W            | 0x2eb1          | <b>CSC0_VBCONS</b><br>the V/B constant for CSC0<br>the value equals to coefficient*2 <sup>4</sup> |

### 35.5.39. CSC2 Y/G coefficient register

|   |  |  |   |
|---|--|--|---|
| <b>Offset:</b><br><b>G/Y component: 0x1C0</b> |  |  | <b>Register Name: MP_OCSCYGCDEF_REG</b> |
|---|--|--|---|



| <b>R/U component: 0x1C4</b> |                |                 |  |
|-----------------------------|----------------|-----------------|--|
| <b>B/V component: 0x1C8</b> |                |                 |  |
| Bit                         | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:13                       | /              | /               | /  |
| 12:00                       | R/W            |                 | <b>CSC2_YGCOEF</b><br>the Y/G coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

### 35.5.40. CSC2 Y/G constant register

| <b>Offset: 0x1CC</b> |                |                 | <b>Register Name: MP_OCSCYGCNS_REG</b>   |
|----------------------|----------------|-----------------|--|
| Bit                  | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:14                | /              | /               | /  |
| 13:00                | R/W            |                 | <b>CSC2_YGCONS</b><br>the Y/G constant<br>the value equals to coefficient*2 <sup>4</sup> |

### 35.5.41. CSC2 U/R coefficient register

| <b>Offset:</b>              |                |                 | <b>Register Name: MP_OCSCURCOEF_REG</b>  |
|-----------------------------|----------------|-----------------|--|
| <b>G/Y component: 0x1D0</b> |                |                 |  |
| <b>R/U component: 0x1D4</b> |                |                 |  |
| <b>B/V component: 0x1D8</b> |                |                 |  |
| Bit                         | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:13                       | /              | /               | /  |
| 12:00                       | R/W            |                 | <b>CSC2_URCOEF</b><br>the U/R coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

### 35.5.42. CSC2 U/R constant register

| <b>Offset: 0x1DC</b> |                |                 | <b>Register Name: MP_OCSCURCONS_REG</b> |
|----------------------|----------------|-----------------|---|
| Bit                  | Read/W<br>rite | Default<br>/Hex | Description                             |
| 31:14                | /              | /               | /                                       |
| 13:00                | R/W            |                 | <b>CSC2_URCONS</b><br>the U/R constant  |



|  |  |  |  |
|--|--|--|--|
|  |  |  | the value equals to coefficient*2 <sup>4</sup> |
|--|--|--|--|

### 35.5.43. CSC2 V/B coefficient register

| <b>Offset:</b><br><b>G/Y component: 0x1E0</b><br><b>R/U component: 0x1E4</b><br><b>B/V component: 0x1E8</b> |                |                 | <b>Register Name: MP_OCSCVBCOEF_REG</b>  |
|---|----------------|-----------------|--|
| Bit   | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:13   | /              | /               | /  |
| 12:00   | R/W            |                 | <b>CSC2_VBCOEF</b><br>the V/B coefficient<br>the value equals to coefficient*2 <sup>10</sup> |

### 35.5.44. CSC2 V/B constant register

| <b>Offset: 0x1EC</b> |                |                 | <b>Register Name: MP_OCSCVBCONS_REG</b>  |
|----------------------|----------------|-----------------|--|
| Bit                  | Read/W<br>rite | Default<br>/Hex | Description  |
| 31:30                | /              | /               | /  |
| 13:00                | R/W            |                 | <b>CSC2_VBCONS</b><br>the V/B constant<br>the value equals to coefficient*2 <sup>4</sup> |

### 35.5.45. Scaling horizontal filtering coefficient RAM block

| <b>Offset:</b><br><b>0x200 – 0x27C</b> |                |                 |   |
|--|----------------|-----------------|---|
| Bit                                    | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:24                                  | R/W            | 0               | Horizontal tap3 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 23:16                                  | R/W            | 0               | Horizontal tap2 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 15:08                                  | R/W            | 0               | Horizontal tap1 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |



|       |     |   |   |
|-------|-----|---|---|
| 07:00 | R/W | 0 | Horizontal tap0 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
|-------|-----|---|---|

### 35.5.46. Scaling vertical filtering coefficient RAM block

| <b>Offset:</b><br><b>0x280 – 0x2FC</b> |                |                 |   |
|--|----------------|-----------------|---|
| Bit                                    | Read/W<br>rite | Default<br>/Hex | Description   |
| 31:24                                  | R/W            | 0               | Vertical tap3 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 23:16                                  | R/W            | 0               | Vertical tap2 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 15:08                                  | R/W            | 0               | Vertical tap1 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |
| 07:00                                  | R/W            | 0               | Vertical tap0 coefficient<br>The value equals to coefficient*2 <sup>6</sup> |

### 35.5.47. Palette table

| <b>Offset:</b><br><b>0x400-0x7FF</b> |                |                 |             |
|--------------------------------------|----------------|-----------------|-------------|
| Bit                                  | Read/W<br>rite | Default<br>/Hex | Description |
| 31:24                                | R/W            | UDF             | Alpha value |
| 23:16                                | R/W            | UDF             | Red value   |
| 15:08                                | R/W            | UDF             | Green value |
| 07:00                                | R/W            | UDF             | Blue value  |

#### Input data pixel sequence table

Note: x means no care

1-bpp mode

PS=xx00

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16





|         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| P3<br>1 | P3<br>0 | P2<br>9 | P2<br>8 | P2<br>7 | P2<br>6 | P2<br>5 | P2<br>4 | P2<br>3 | P2<br>2 | P2<br>1 | P2<br>0 | P1<br>9 | P1<br>8 | P1<br>7 | P1<br>6 |
| P1<br>5 | P1<br>4 | P1<br>3 | P1<br>2 | P1<br>1 | P1<br>0 | P0<br>9 | P0<br>8 | P0<br>7 | P0<br>6 | P0<br>5 | P0<br>4 | P0<br>3 | P0<br>2 | P0<br>1 | P0<br>0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=xx01

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| P2<br>4 | P2<br>5 | P2<br>6 | P2<br>7 | P2<br>8 | P2<br>9 | P3<br>0 | P3<br>1 | P1<br>6 | P1<br>7 | P1<br>8 | P1<br>9 | P2<br>0 | P2<br>1 | P2<br>2 | P2<br>3 |
| P0<br>8 | P0<br>9 | P1<br>0 | P1<br>1 | P1<br>2 | P1<br>3 | P1<br>4 | P1<br>5 | P0<br>0 | P0<br>1 | P0<br>2 | P0<br>3 | P0<br>4 | P0<br>5 | P0<br>6 | P0<br>7 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=xx10

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| P0<br>7 | P0<br>6 | P0<br>5 | P0<br>4 | P0<br>3 | P0<br>2 | P0<br>1 | P0<br>0 | P1<br>5 | P1<br>4 | P1<br>3 | P1<br>2 | P1<br>1 | P1<br>0 | P0<br>9 | P0<br>8 |
| P2<br>3 | P2<br>2 | P2<br>1 | P2<br>0 | P1<br>9 | P1<br>8 | P1<br>7 | P1<br>6 | P3<br>1 | P3<br>0 | P2<br>9 | P2<br>8 | P2<br>7 | P2<br>6 | P2<br>5 | P2<br>4 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=xx11

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| P0<br>0 | P0<br>1 | P0<br>2 | P0<br>3 | P0<br>4 | P0<br>5 | P0<br>6 | P0<br>7 | P0<br>8 | P0<br>9 | P1<br>0 | P1<br>1 | P1<br>2 | P1<br>3 | P1<br>4 | P1<br>5 |
| P1<br>6 | P1<br>7 | P1<br>8 | P1<br>9 | P2<br>0 | P2<br>1 | P2<br>2 | P2<br>3 | P2<br>4 | P2<br>5 | P2<br>6 | P2<br>7 | P2<br>8 | P2<br>9 | P3<br>0 | P3<br>1 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

2-bpp mode

PS=xx00

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P15 | P14 | P13 | P12 | P11 | P10 | P09 | P08 |
| P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=xx01

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P12 | P13 | P14 | P15 | P08 | P09 | P10 | P11 |
| P04 | P05 | P06 | P07 | P00 | P01 | P02 | P03 |



15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00  
PS=xx10

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P03 | P02 | P01 | P00 | P07 | P06 | P05 | P04 |
| P11 | P10 | P09 | P08 | P15 | P14 | P13 | P12 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00  
PS=xx11

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P00 | P01 | P02 | P03 | P04 | P05 | P06 | P07 |
| P08 | P09 | P10 | P11 | P12 | P13 | P14 | P15 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

4-bpp mode

PS=xx00

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |
|-----|-----|-----|-----|
| P07 | P06 | P05 | P04 |
| P03 | P02 | P01 | P00 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00  
PS=xx01

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |
|-----|-----|-----|-----|
| P06 | P07 | P04 | P05 |
| P02 | P03 | P00 | P01 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00  
PS=xx10

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |
|-----|-----|-----|-----|
| P01 | P00 | P03 | P02 |
| P05 | P04 | P07 | P06 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00  
PS=xx11

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|     |     |     |     |
|-----|-----|-----|-----|
| P00 | P01 | P02 | P03 |
| P04 | P05 | P06 | P07 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

8-bpp mode

PS=xx00 / xx11

Bit



31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |
|----|----|
| P3 | P2 |
| P1 | P0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=xx01 / xx10

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |
|----|----|
| P0 | P1 |
| P2 | P3 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

16-bpp @ A4R4G4B4 mode

PS=0x00

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |    |
|----|----|----|----|
| A1 | R1 | G1 | B1 |
| A0 | R0 | G0 | B0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=0x01

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |    |
|----|----|----|----|
| A0 | R0 | G0 | B0 |
| A1 | R1 | G1 | B1 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=0x10

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |    |
|----|----|----|----|
| B1 | G1 | R1 | A1 |
| B0 | G0 | R0 | A0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=0x11

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |    |
|----|----|----|----|
| B0 | G0 | R0 | A0 |
| B1 | G1 | R1 | A1 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=1xxx, the R component is swapped with B component

16-bpp @ A1R5G5B5 mode

PS=0x00

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



|    |    |    |    |
|----|----|----|----|
| A1 | R1 | G1 | B1 |
| A0 | R0 | G0 | B0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=0x01

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |    |
|----|----|----|----|
| A0 | R0 | G0 | B0 |
| A1 | R1 | G1 | B1 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=0x10

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |    |
|----|----|----|----|
| B1 | G1 | R1 | A1 |
| B0 | G0 | R0 | A0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=0x11

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |    |
|----|----|----|----|
| B0 | G0 | R0 | A0 |
| B1 | G1 | R1 | A1 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=1xxx, the R component is swapped with B component

16-bpp @ R5G6B5 mode

PS=0x00

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |
|----|----|----|
| R1 | G1 | B1 |
| R0 | G0 | B0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=0x01

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |    |
|----|----|----|
| R0 | G0 | B0 |
| R1 | G1 | B1 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=1xxx, the R component is swapped with B component



16-bpp @ interleaved YUV422 mode

PS=xx00 / xx11

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |
|----|----|
| V0 | Y1 |
| U0 | Y0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=xx01 / xx10

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |
|----|----|
| Y1 | V0 |
| Y0 | U0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

16-bpp @ U8V8 mode

PS=xxxx

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|    |    |
|----|----|
| V1 | U1 |
| V0 | U0 |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

32-bpp ARGB or AYUV mode

PS=xx00 / xx01

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|       |       |
|-------|-------|
| A     | R (Y) |
| G (U) | B (V) |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=xx10 / xx11

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

|       |       |
|-------|-------|
| B (V) | G (U) |
| R (Y) | A     |

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PS=1xxx, the R component is swapped with B component

### Output data pixel sequence

32bpp – A8R8G8B8 or interleaved AYUV8888

16bpp – A4R4G4B4

16bpp – A1R5G5B5



---

16bpp – R5G6B5  
16bpp – interleaved YUV422  
Planar YUV422 (UV combined)  
8bpp – MONO  
4bpp – MONO  
2bpp – MONO  
1bpp – MONO  
Planar YUV420 (UV combined)  
Planar YUV411 (UV combined)

The above 13 kinds of output format is same as respective input format PS.

Planar YUV422  
Planar YUV420  
Planar YUV411

The above 3 kinds of output format is same as input 8bpp format PS.



## 36. Declaration

This A10 user manual is the original work and copyrighted property of Allwinner Technology (“Allwinner”). Reproduction in whole or in part must obtain the written approval of Allwinner and give clear acknowledgement to the copyright owner.

The information furnished by Allwinner is believed to be accurate and reliable. Allwinner reserves the right to make changes in circuit design and/or specifications at any time without notice. Allwinner does not assume any responsibility and liability for its use. Nor for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Allwinner. This user manual neither states nor implies warranty of any kind, including fitness for any particular application.